Microunity Systems Engineering, Inc v. Acer Inc. et al
Filing
1
COMPLAINT for Patent Infringement against AT&T Inc, AT&T Mobility LLC, Acer America Corporation, Acer Inc., Apple Inc, Cellco Partnership, Exedea Inc, Google Inc., HTC America Inc., HTC Corporation, LG Electronics Inc., LG Electronics MobileComm USA, Inc., Motorola Inc.,, Nokia Corporation, Nokia Inc., Palm Inc., Qualcomm Inc., Samsung Electronics Co., LTD.,, Samsung Semiconductor Inc., Samsung Telecommunications America LLC, Sprint Nextel Corporation, Texas Instruments Inc. ( Filing fee $ 350 receipt number 0540-2513044.), filed by Microunity Systems Engineering, Inc. (Attachments: # 1 Civil Cover Sheet, # 2 Exhibit C, # 3 Exhibit C-1, # 4 Exhibit U part 1, # 5 Exhibit U part 2, # 6 Exhibit U part 3, # 7 Exhibit U part 4, # 8 Exhibit U part 5)(Susman, Stephen)
Microunity Systems Engineering, Inc v. Acer Inc. et al
Doc. 1 Att. 3
Exhibit C-l
Dockets.Justia.com
l
lllll lllllll lll llil ilililil ilil lllll lllll lllll lllll lllll
us005742840c1
llll
lll llll
I
t^"
l
ll
EX PARTE REEXAMINATION CERTIFICATE e4zeth) (1o) Number: as 5;742,840 Cl United States Patent
(I2)
Hansen et al.
(45)
Certiflcate
Issued:
May 4,2010
(54) GENERÂL PURPOSE, MULTIPLE
PRECISION PARALLEL OPERAIION,
4,949,294
A*
8/1990 Wambergueetal. (Continued)
PROGRAMMABLE MEDIA PROCESSOR
(75) (73\
Inventors: Craig Hansen, Los Altos, CA (US); John Moussouris, Palo Alto. CA (US) Assignee: MicroUnity Systems Engineering' Inc., Sunnyvaie, CA (US)
FOREIGN PATENT DOCUMENTS
CA
EP EP
I 323451
04óE820
0414246
C A2 A2
r0/r993 t/1992
3n992
(Continued) OTHER PUBLICATIONS
US 5,572,001, I l/1996, Dulong (withdrawn) lP' 20W-577552 Argrrment and'Amendmenr'dated Aug; 7;
Reexamination Request: No. 90/007583, Jun. 13, 2005 Reexaminat¡on Cerdfrcate
Patent No.: Issued: .{ppl. No.: Filed:
fo¡!
,,,.,, ,,,,,,
5:742,U0
Apn2l,l998
08Y5f6,036
2009. (Continued)
Aug. 16,1995
(2006.01) (æ06.01)
i5l)
Pritrøry Emminer-Ioseph
R Pokrzywa
InL CL
G06F 9/30 G06F 7/38
(5?)
ABSTRACT
(s2) U.S.Cl.
7l2fll0;375187.019:3'15t87.268;
A general purpose, programmable media processor for processing and transmitting a media data stream of audio,
video, radio, graphics, encryption, authentication, and networking information in real-time. The media processor incorporates an execution unit that maintains substantially peak data throughout of media data streams. The execution
(58)
7081490: 7 ll lEt2.O2: 7 I ltBl2.O6lt 7 12t36; 7 t2lB9.O16; 7 12IE9.Ot7 ; 7 12t89.019; 7 l2IE9.O2l; 7 l?JE9 .028; 7 l2[E9,03 3 ; 7 t 2t89 .03 4 Field of Classification Search ........................ None See application file for cornplete search history.
unit includes a dynamically partionable multi-precision
arithmetic unit, programmable switch and programmable
extended marhematical element, A high bandwidth external interface supplies media data streams at subst:antially peak
(56)
4.025.772
Refercnces Cited
U-S. PATENTDOCUMENTS
rates 10 a general purpose register file,and the multiprecision execution uniL A mernory management unit, and instruction and data cache/buffers:are also provided. Hígh bandwidth memory controllers are linked in seríes ro provide a rnemory channel to the general,purpose, programmable media processor. The general purpose;,programmable media processor is disposed in a netìilork fabric consisting of ñber optic cable, coaxial cable and twisted: þair wires to transmit, process and rcceive single or unified media data süeams. Parallel general purpose media p'rocessors are disposed throughout the net\flork in a distributed virtual manner
A 511977 Constant 4189,393 A l2ll984 Kawaha¡aetal, 4/1985 Gumaer 4J09,119 A 4,595,9¡l A 6/1986 Kregnessetal. 4,701,875 A 10/1987 Konishietal. 4,725,973 A 21988 Matsuraetal. 4,721,505 A 21988 l(onishictal. 3/1988 Sakalaetsl. 4,7A,877 A 4,852;098 A, * 711989 Brecha¡detal. 4,8?5.161 A * t0/1989 L¡htietal. 10/1989 Owene¡al. 4,876,660 A I/1990 ,{lsuperal. 4,893,267 A 7/1990 Aslin 4,943.9t9 A
to allow for multi-processor operations and sharing of
resources th¡ough the network A method for receiving. processing and hansmitting media data streams over the communications fabríc is also provided.
us 5,742,840 Cl
Page2
U.S. PATENTDOCUMENTS
4953,073 A 4,956,801 A 4,959,779 A
* *
4,969,il8 A 4,975,868 A
5,032,865 A 5,043,935 A 5,081,698 A 5,113,506 A 5,132,898 A s,155,816 A 5,157,388 A 5,16t,24'1 A 5,t79,651 A 5,201,056'A s,208,914 A
8/1990 Moussourisetal. 9/1990 Priemetal. 9/1990 lVeberetal. ll/1990 Montoyeetal.
lZl990
Freerksen
* l/1992 Kotut * 511992 Moussourisetal. *
7/1992 Sakamuraetal. 10/1992 Kohn
7/1991 Schlunt 8/1991 Taniai et aI.
* l1ll992 Murakami et al. * lll993 Taaffeetal. ' 4it993""Daniêlêi'al.
5/1993 Wilson
711993 Heâthetal. 8/1993 Sherlocke¡al. 8/1993 ltuhn
l0/1992 Kohn
5,231,U6 A
* 5,233,690 A * * 5,241,636 5,253,342 A ^
5,256,994 5,268,8s5 5,268,995 5,280,s98 5,287,327 s,325,495 5,327,369 5,327,570
l0/1993 Bloütrr
A A
lZl993
10/1993 langendorf
Masonetâ1.
A 5/1998 Agarwaletal. A 6/1998 Kwon A 8/1998 Hansenetal. A 8/1998 Hansenetal. A 9/1998 Pelegetal. A 9/1998 Wilkinsonetal. 10/1998 Pelegetal. 5,818J39 A 5i,825,6n A '10/1998 Agarwaletal. 5,826,1064 l0/l998,Pang 10/1998 Johnson 5,828,869 A 311999 lße 5,883,824 A 311999 Agarwaletal. 5,8871183 ^ lll1999 Scates,Illetal. 5,996.057 A l/2000 Guttag 6,016,538 A 4n002 t-'ee 6,381,690 Bt 6A25,073 82 72002 Roussel et al. 2t2oo3 Pelegesal 6i16,4o6 Bl 6,584182 Bl 12003 Hansenetal. 6,643:165 Bl I l/2003 Han6e! et al. 6,725,356 B2 42004 Hansen et al. 7,216217 BZ 512ü)7 Hansenetal. 7,.46a]52 B2 l2l2008 Hansenetal.
5,758,176 5,768.54ó 5,794,060 5,?94,061 5,802,336 5,809,292
FOREIGN PATENT DOCUMENTS
A
A
+
l2ll1993 Diefendorff et al.
111994 Osakieta¡.
A
A
A
A A A A A A A A A A
5,347,&3 5,3'n,772
5,375,208 5,390,135
2/1994 6/1994 7/1994 7/1994 9/1994
Takasugi
Mclellan
Ashkenazi Foster
Kondoetal.
Þirot
lZ¡994 Al-Khairi
lAß94
U1995 l,ee
4/1995 Suzukietal. 4/1995 Sitesetal. 5/1995 Be,sna¡detal. 611995 Fulteretal. 6/1995 Nakagawaetal. 7/1995 Luekeretal,
911995 l,ee
5,408,58i
5,410,682 5,423,051 5,426,600 5,430,660 5,448,509
5,4t2:t28 A
EP EP EP EP EP JP JP JP wo \vo wo wo vÍo
At lAß94 Al 411995 511995 0651321 A 5/1995 0653703 Al 511995 0654733 A S@-21743s I0/198s 3268024 llllggL 41t994 6095843 A wo9vn500 * 8/1991 vÍo93/0t543 111993 wo 93/0156s 11t993 Eo93/1r500 611993 wo97t07450 2J1997
A627682
0649085
OTHERPUBLICATIONS
MJB08274EP Extended European Search Report dated Nov. 26, 2008,in Application No./Paþnt No. 47 fi2545.4-l?tl31
1879103.
A
5,4ó7,13t A s,47t,628 A
lUl995
Bhaskarari
ll/1995 Phillips
5,4't7,t8l Ã
5,487,OU A 5,500,811 A
+ *
taß95 u
111996 Girardeau.Jr.
5,5rs,520 A 5,517,438 A 5,5t9,M2 A
s,s22,054 5,530,960 5,533,¡85 5,54r,865 5.557,724 5,579,253 5,588,152 s,590,350 5,590,365 5,592,,()5 5,598,362 5,ó00.814 5,636,35t 5,640,543
A A A
.A
311996 Corry 511996 Hattået'al. 5/1996 Eao-Trongetal. 5/199ó Atallah et al. 5/1996 Gunlock
6/1996 :Pa¡ks
MJB082?5EP Extended European Search Report dated Nov. 11, 2008 in Application No./Patent No. 07112548.8-1243/
1879398.
+
711996 Lentzetal.
A
A
A ^
7/1996 Ashkenazi 9/1996 Sampatetal.
Ztckel,Daniel F. et al., Reuse of High Pre¡isioñ Arithmetic Ha¡dwa¡e to Perform Multiple Concurrent Low Precision Calc¡latior¡" IF.FE, Apr. 1994. Cha¡t Mic¡oUnity Media Processor Patent Family; Iapanese Patent Applicatien No. 2W-517552 Notice of
Reasons of Rejection dated Feb. 10, 2009'
Il/1996 t¡.eetal.
 A
A
* l?1996 *
1211996 Dappetal. 121996 Gu$ag
Potmesil,'M. et al., The Pixel Machine: Computeç 1989, ACM, pp. 69-78.
A
Parallel Image
ldeetal.
Btelloch, et al, Compiling CollectionÐrientâl Languages
Onto Massively Pa¡allel Computers, Nov. 28, 1988' IEEE,
l/1997 Goveetal.
U1997 Adelman et al.
A A
A
U1997
6/1997 9/1997 9/1997 9/1997
Gahar¡ et.al.
pp.575-585.
611997 Lge ll99? Fanell et al.
Mennemeieret al.
Chartl Microunily Media Processor Patent Family (Apr.
2009).
5,&2306 A s,666,298 A
5,669,010
X86 64-Bit Extension Multimedia Instruction SetArchitec(Apr.-May I 992)
:ConÍS æa-l 4235581 (Previously marked fidential-Counsgl Eyes Onl¡ but released for submission
A
Pelegetal' Dulul' Jr.
Poland er al.
Ãre, inrel 744it Muttimedia ISA Ratificøtion Summít
5,673,47 A 5,675,526 A
5,680,338 A 5,721,892 A 5,734,874 A
l0/1997 Pelegetal.
10/1997 Aga¡waletal. 2/1998 Pelegetal.
5,742,84 A
31t998 Van Hooketal. 4i1998' Hansenetal.
per MU/Sony setdement agreement), BIT Data Sheet¡Product Summary: B3ll0lB3l2ÛlB2ll0l B2l2O Floating Point Chip Set, Bipolar Integrated Tþchnology,Inc. (Dec. 1986).
us 5,742,840 Cl
Page 3
Colwell et al., lArchitecture and Implementation of
a
VLIW
Supercomputer," IEEE, 910-19 (1990). Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler," IEEE Transactions on Computers, vol. 37, No. I, 967-:79 (Aug.1988). Hwang et al., Computer Architecture and Parallel Processrzg, McGraw Hill Book Co., Singapore (1988) (7 pages). Ide et al., "A 320 MFLOPS CMOS Floating-Point Processing Unit for Superscalar Processors," IEEE 1992 Custom Integrated Circuits Confercnce (1992). IEEE Srandard for Scalable Coherent Interface (SCI),,IEEE
Wadleigh et al., "High-Performance FFTAlgorithms for the Convex C4'IXA Supercomputer," J. of Super Comput¡ng, vol. 9, 163-78 (199s). Extended European Search Report dated Feb. 18, 2008 re Application No./?atent No. 071 1 135 t.8-1243.
Diefendorff et al., "The PowerPC User Instruction Set
Architecture," IEEE
Miuo, No. 5, 30-41 (Oct. t994)
(1995).
[xP000476678]. Greeley et al., "UltraSPARCrM: The Next Generation Super-
scaler 64-bit SPARC," IEEE, 442-51
1xP0005454521.
srd 159Ç1992, @ (1993). "ILLIAC IV Quarterly Progress Report Oct., Nov., Decr 1969T ILLIAC N Document No.238, Department of Computer'science; University'of "Illinois''at=Urbana=Chanpaign
(Jan. 15,1970). 'ILLIAC IV Systems Characteristics and Programming Manual," Institute for Advanced Computation, Ames Resea¡chCenter, NASA (Jun. I, 1972). Kimura et al., "Development of Gmicro 32-bit Family of Microprocessors, Fujitsu Semiconductor Special Collection," Fujitsu, vol. 43, No. 2, 89-97 (Feb. 1992) (English translation). Kohn et at., "The Visual lnstruction Set (VIS) in Ultras PARCra"" IEEE, 462-469 ( 1 995). Kuck, 'The Structure of Computers and Computation: vol. 1," John Wiley & Sons, Inc, (1978). Lowney et al.,'"The Multiflow Trace Scheduling Compiler," (Oct. 30, 1992). 'Multimedia Extension Unit for the X86 Architecture," Compaq Computer Corp., Revision 0.8b (Jun, 20, 1995). lTrace/300 Series: F Board Archiæcrurel' Multiþw Computer (Dî.c.9, 1988). "Convex C34{þ Supercomputer System Overvieu" Convex Computer Corp. (Jul. 24, I99l). Eisig, '"The Design of a ó4-Bit Integer Multiplier/Divider Unit," IEEE, 171-18 (1993). Farmwald, "On the Design of High-Performance Digital
l¿udon et al., "lntedeaving: A Multithreading Technique Targeting Multiprocessors and Workstations," ACM Sigplan Notices, No. ll,308-18 (Nov.29, 1994) [XP0004917431. ¿'MC88Í 10 RISC MicroprcÍæssoi usëi's Mâtiúal; "sæôñd Rlition,'! Motorol4 Inc. (1990), Sections I through 3 (148
pages) [)G002474804]. Sato, et al., 'Multiple Instruction Streams in a Higtrly Pipelined Processor," IEEE, 182-89 (1990) txP0l002l36ll.
Wang et al., 'The 3DP: A Processor Architecture for Three-Dimensional Applicatíonsl' Computer No. l, 25-36 (Jan. 1992) [XP000287832].
Yamamoto
et al.,
streamed, Superscaler hocessors,"
"Performance Estimation of MultiIEEE, 195-2@ (1994).
[xP010096e43]. Zhou et al., "MPEG Video Decoding with the [ItraSPARC
Visual Instruction Set,'r IEEE, 470-75
1xPw24722541.
(1995)
P278388P-D1-PCT Extended European Search Report dated May 2, 2@8 in Application No. Patent No.
/ /
o7ttt352.ç124:3. dated May 8, 2008 071fi349.2-t243. 07nt344.3-t243.
P2?8388P-D4-PCT Exænded European Search Report in Application No. Pateot No,
P278388P-D5-PCT Extended European Search Report dated Apr. 23, 2008 in Application No. Patent No.
I
Arithmetic Unis," Ph.D Thesis (Aug. l98l). Feng, "Dæa Manipulating Functions in Parallel Processors
and Their Implementalions," lEËE Traruactions on Comput-
Apr. l, 2008 in
07rtt348.4-1U3.
P27838EP-DGPCT Partial European Search ReBort dated Patent No. Application No.
/
¿rs, vol. C-23, No. 3 (Mar. 1974). Gwennap, "IBM Creæes PowerPC Processors for AS/400, Two New CPU's lmplement 64-Bit Power PC with Extensionsl' MìcøprocessoÍ Repoû, l5-16 (Jul. 31, 1995). Gwennap, "IBM regains perfprmance lead with Power2;
P27838EP-D7-PCT Extended European Search Report dated Mar. 10, 2008 in Application No. Patent No.
/
07t1t473-0-1243.
P27838EP-D8-PCT Extended European Search Report dated May T7, 2008 in Application No. Paænt No.
/
six-way superscalar CPU in MCM Achieves 126 SPB Cint92l' Microprocessor Report, vol. 7. No. 13. 1, 6-10
(Oct.4, 1993). Gwennap,'UltraSPARC Adds Multimedia Instructions," Microprucessor Report, vol.8, No. 6, l-3 (Dec. 5, 1994),
MicroDesign Resources @' (1994). Lævinthal er al., "Parallel Computers for Graphics Applications," Pixar San Rafael, California (1987). Manferdelli et,al., "Signal Processing Aspects of the S-l Multiprocessor Project," submitted to SPIE Annual International Tþchnical Symposium, San Diego, SPIE (Jul. 30, r980). Uniprocessor Archítecture (UCID 19782) (Apr. 21, r983). Satum Architecture Specification, Convex (Apr. 29, I 993), Shipnes, "Graphics Processing with the 88110 RISC Microprocessor," IEEE'COMPCON (Spring 1992), 169-74 (Feb.
07tt1476.3-1U3. P27838EP-D9-PCI Extended European Search Report dated Mar- 26, 2008 in Application No. / Parent No. 07tt1480.5-1u3. Fuller et al., 'The PowerPC ó04rM Microprocessor-Multimedia Ready," Circuits and Systems, 1995, Pruceedings o! the 3gh M¡dwest S2mposium on Rio de laneìrc, Brazil (Avg. t3-16, 1995), New York, t{Y, IEEE, vol. 2, I135-38 (Aug. 13, 1995) [)p010r6533U. Gwennap,'MIPS R10000 Uses'Decoupled ArchitectureHigh-Performance Core Will Drive MIPS High-End for Yearsl' MictoprocessoÌ Report, vol.8, No 14 (OcÅ- U,
1994), MicroDesign Resources (1994)
S-l
IXPû2219607}
Murakami et al., "SIMP (Single lnstruction Stream / Multiple Instruction Pipelining): A Novel High-Speed Single-Processor Architecture," Co¡nputer Architecture News, ACM, New York, NY, vol. 17, No. 3, 7&-85 (Iun. I, 1989)
2Ç28,
1992).
lxP00003s29ll.
us 5,742,840 Cl
Page4
"UltraSPARC Multimedia Capabilities On{hip Support for Real-Tlme Video and Advanced Graphics," Sun Micro. systems, Inc., l-8 (1994) [XP0021775461. P27838EP-D3-PCT Extended European Search Report dated Jul. 3, 2008 in Application No. / Patent No. 07l I r350.1124.31 18736s4, P27838EP-D0-PCT Extended European Search Report dated Jun. 27, 2Wg in Applicaton No. / Patent No.
07 I I 1348.+-1243I t87 3629.
Nov. 2, 2005 Complaint for Patent
(MicroUnþ
Systens Engineering,
Infringement
Inc. v. Sony Computer Enrcrtaínment Amcrìca, lnc.; 2:05-+v-505; USDC for the EastellrDilrict.of Te.¡q¡,Marshal[Divì¡ion),
Feb. I 6, 2006 SCEA's Motion for Stay of Litigation Pending Reexamination (MicmUnþ Systems Engineering, Inc. v. Sony Computer Entertaìnment Amcricø, lnc, ; 2:0S-cv-505; USDC for the Eastem District of Texas, Ma¡chall Division).
Feb. 12, 2007 SCEA's Answeç Affirmative Defenses, And Counterclaims to Microunity's First Amended Complaint (MicruUnìty Systems Engineering, btc. v. Sony Computer Enurtai¡tment Atneríca" Inc.: 2:05-+v-505; USDC for the Eastern District of Texas, Marshall Division), .Mar. 2,2007 MicroUnity's Ansìver to SCEA's Counterclaim in Response to MicroUnity's First Amended Complunt (Micmtlnity Systems ngineering, Inc. v. Sony Com' putet Entertaï,ment Amertca, Inc.; 2:05-cv-505; USDC for Eætem District of Texas, Ma¡shall Division). Ma¡. 5, 2007 SCEA's Invalidily Contentions & Attachments A-I (portions of G and H are Outside Counsel Eyes Only and are not included) (MicmUnity Systems ngineering, Inc.
v, Sony Computer
Entertairvnent AmerícL,
fu:i
2:05-cv-505i USDC for Easiérn District of Tbias, Marshall Division).
Ma¡.
Motion for Stay of Litigation Pending Reexa¡riination
(MicroUnily Systems Engineering, Inc. v. Sony Computer Entertailrnent A¡nerica, Inc,;2:05-cv-505; USDC for the
Eastern District of Texas, Marshall Division).
l,
200ó MicroUnity's Opposition to Defendant's
Supplemental Disclosures (MiøoUnity Systems Engineering, Inc. v. Sony Computer Entertairunent Americe, Inc.; 2:05-cv-505; USDC for the
Eastern Disl¡ict of Texas, Marshall Division),
Apr. 3, 2þ07 SCEA's
May l,2007 SCEA's Supplemental Invalidity Contedtions Outside Counsél Eyes Only and are not included) (MicnUnity Systems Engineering, Ittc. v. Sony Computer Enlerøínment America, Inc.; 2:05-cv-505; USDC for the
Eastern District of Texas, Marshall Division).
&
Attachments
A-I (Exhibits A2,F.2, F2, G9 and H7
are
Mar. l, 2006 MicroUnityls Answer to SCEATS Counterclum (MictoUnity Sy*ems Ûrgineering, Inc. v. Sony Computer Entertailunent America, Inc, : 2:05 CSL-TR-92-523 (MaY
'94, pp.
t1-52t-Ll-524 (APr.
l9%)
Paragon User's Guide, Inæl Corporation
(5 l 056DOC0688Û2-9497 ).
(Oct'
1993)
Nl5 Micro Archiæclure Specilication,
(5078 r DOC00000
I
dated Apr. 29, 1991
Report:
(5r056DOC06930F3,).
-982). Nl5 Extemal Architecture Specificuion, dated Oct' 17, t990 (5105óDOC0l75t t-55 I ). Nl5 Exærnal Architecture Specifrcation, dated Dec. 14, I 990 (5078 I Doc00 1442-509'). Nl5 Product Requirements Document, dated Dec. 21,1990
Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, vol. C-?A, No' 12, pp. 9Þ109 (Dec. 1975) (5I056DOC002932-942). Le-Ngoc,' A Gate-Array-Based Programmable Reed-So-
lo¡non Codec:
(5078rDOC00l42Wt).
IEEE
IEEE
(1
Miltary
Stn¡cture-Implementation-Applications," Communications (1990)
NlS Product
2
Implementation Plan, dated Dec. 21, 1990
Sep.
(5 I 056DOC07 r 695-699).
(50781DOC00179+4st).
Litzkow et al., "Condo¡-A Hunter of Idle llVo¡kstations,"
988) (5 t0s6DOC0687
Nl2 Performance Analysis document ve¡sion 2.0, dated
tz:t t9).
990 (5 l 05 6DOC07 2992:1 3027). Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPON 96 (Feb. 25-29,1996) (MV0oßn6-283
1
l,
Ma¡ktein, 'tomputation of Elementa¡y Functions on
the
IBM RISC Sysæm/6000 Processor," IBM J. Res.,Develop.,
vol. 34, No. I, pp. tll-llg (Ian'
(s¡0s6Doc05962M28r.
i990)
and 5 1057ÐOCt0l 825-83
l).
Moussouris et al., "fuchitecture of a Broadband MediaPrq ,cessor," Microprocessor Fon¡m (1995) (MU004861 f-ó30). Amould et al., 'qlhe Design of Nectar: A Network Backplane for Helerogeneous Multicornputers," ACM (1989) (5 l 056DOC0209 41 -958). Bell, "Ultracomputers: A Teraflop Before ts Time, " Com-
Nienhaus, 'A Fast Square Rooær Combining Algorithmic and Täble Lookup Techniques," IËEE Proceedings Southerìstco¡r, pp. I 103-1 105 ( I 989) (5 1056DOC061469-47 Ð.
of the ACM, (Aug. 1992) pp. ?i747 (5r056DOC0209OT9B). Broomell et al., 'Classification Categroies and flistorical Development of Circuit Switching Topologies," :Corputing
municatìons Surveys,
Renwick, 'tsuilding a Practical HIPPI LAN,' IEEE, pp. 355-360 (1 992) (5 1056DOæ?n%7 -942). Rohrbacher et al., "lmage Processiog with the Staran Parallel Computer," IEEE Computer, vol. 10, No. 8. pp. 54-59
(Aug. 1977)
(reprinæd version
pP.
Ll9-124)
(5 r 056DOC002943-948).
vol- 15, No. 2, pp. 95-133 (Jun.
1983)
(5 r 056DOC003002-040).
Culler et at., 'Analysis of Multithreaded Microprocessors Under Multiprogrammingj' Report No. UCB/CSD 9U687 (May I 992) (51056DOC06928!300). Donovan et al., "Pixel Processiirg in a Memory Controller,"
IEEE Computer Graphics and Applications, pp. r 995) (5 r 056DOC59635-ó45).
Ryne, 'Advanced Computers and Símulation," IEEE, pp. 3229-3233 (l 993) (51 056DOCÛ20883-887). Siegel, "Interconnection Networks for SIMD Machines," IEEE Computer, vol. 12, No, 6 (Jun. 19?9)'(reprinted ver-
5l{l
(Jan.
sion pp. ll0 118) (51056DOC002949-95Ð. Singh et al.,'A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1991 ) (5 I 056DOC02O888-896). Smith,'rCache Memories," Computing Surveys, vol, 14, No. 3 (Sep. 1982) (51056DOC07158G643).
us 5,742,840 Cl
Page 8
Tenbrink et al., "HIPPI: The First Standard for High-Performance Netwotking," Los Alamos Science (1994)
Expert Witness Report
of Richard A. Killworth,
Esq"
Microltnity
(51056DOC02094T946).
Dell
2005.
Tolmie, 'Gigabit LAN Issues: HIPPI, Fibre Channel' or
ATM," Los Alamos National Laboratory Report No. LA-UR 9Ç3994 (1994) (5 I056DOCMó59H09). Tolmie, 'HIPPI: It's Not Just for SuPercomputers Any-
Computer and Intel Corporation; C.A. No. Z-{/;CY-I?ß: In the United States District Court of the
Systems Enginzering,
Inc. v. Dell, Inc. t/Ua/
Eastem District of Texas, Marshall Division filed Sep. 12'
more," Data Communications (May 8,
(5 I056DOC07 I 802-809).
1995)
Declaræion and Expert Witness Report of Ray Mercer Regarding ÏVntten Description and Enablement Issues, MicroUníry Systems Engineeríng, Inc. v. Dell, Inc, fMa/
Toyokura et al., "A Video DSP with a Macroblock*lævel-Pipeline and a SIMD Tlpe Vector-Pipelined Architectural for MPEC2 Codeci'ISSCC94, Section 4 Video and Communications Signal Processors, Paper WP 4.5, pp. 7H1.s...6 etg 4) (sl 0s 6Doc003659-6q0): ftriiien et al., "simultaneous Multitkéáding: Maximizing On-hip Parallelism," Prtrceedings of the 22nd Annual Intemational Symposium on Computer Architecture (Jun.
r
Dell
Computer and Inul Corporation; C.A. No2-04CV-120; In the United States District Court of the Eastern Disrict of Texas, Marshall Division filed Sep' 12'
995) (5 l 056DOCU1 t4s4 443).
Tkcotte, 'A Survey of Softwa¡e Environments for Exploír ing Networked Computing Resources," Engineering Resea¡ch Center for Computational Field Simulation (Iun. 1 r, 1993) (5 1056DOC069098-256).
Vetter et al., "Nenvork Supercomputing: Connecting Cray Supercomputers with a HIPPI Network hovides Impressively High Execution Rates," IEEE Network (May 1992) (5 l 0s6Doc020930-936). V/ang, "Bit-Level Systolic Array for Fast Exponentiatiojn in CF(2M);' IEEE Tr¿nsactions on Computers, vol. 43, No' 7' pp. 838-841 (Jul. 1994) (5 1056DOC0594O74t0). lrVare et a1.,"ØBit Monolittric Floating Point Processors," IEEE Joumal of Solid-State Circuits, vol. Sc-17, No. 5 (Oct. 1982) (5 1056DOC5964ft55). "Bit Manipulatori' IBM Technical Disclosure Bulletin, pp. I 57 5-157 6 (Nov. 1974) (5 I 056DOC0I 0205-2M). Finney et al., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, pp. 699:701 (Jul. 1986) (51056DOC010207-209). Data General A ViiON A V500, 550, 4500 and 5500 Servers.
2005. Conected Expert Report of Dr. Stephen B. Wicker RegardinÈ Inùalidiry ót u.S. Þaænt Nos. 5,742,8,10;"5;794,0i60: 5,7 64,06 I ; 5,809,32 I ; 6,584 182:' 6,643,7 65 : 6 J 25,3 56 utd Bxhibits A-I; Mícrollniry Systems Engineering, Inc. v. DelI, Inc. flUd Dell Computer and Inlel Corporatio¿; C.A' No' 2-MCY-120; In the United States District Court of the Easærn Dist¡ict of Texas, Marshall Division frled Oct. 6'
2005.
Defendants Inæl and Dell's Invalidity Contentions rvith
A4; MiaoUnîty Systems Engineering, Inc: v. Detl, Inc. f/ldd Dell Compøer and Intel Corporatíon; C.A' No. 244CV-120; In the United Staæs Dist¡ict Court of the Eastem District of Texas, Mushall Division filed Sep. 19'
Exhibits
2005. Defendants Dell Inc. and Intel Corporation's Identification of Prior Art Pursuant to 35 USC ã282; MicrcUnìty systems Engineering, Inc. v. DeIl, Inc. f/Ua/ DelI Computer and Intel
Jovanovic
et al., 'Computational
Science: Advances
Through Collaboration," San Diego Supercompuær Center Science Report (l 993) (51056DæM87 69:179). High Performance Computing and Communications:
Toward a National Information Infrastructure, National Science Foundation (NSF) (1994) (51056DOC068791-801). National Coordinæion Office for High Performance Cornputing and Communications, "High Performance Computing and Communications: Foundation for America's Information Futu¡e" ( l 996) (5 I 056DOC072IO2-243). Wlson, 'îhe History of the Development of Parallel Comhttp://ci.cs. vL edu/-history/Parallel. html puting," (5 t056DOC0687 20-7 s7).
Corporatíon; C.A. No. 2-MCY-120; In the United States District Court of the Eastem Dist¡ict of TÞxas, Marshall Division filed Oct. 7,2005. Requast for Inter P¿rr¿s Reexamination Under 35 USC $$3ll-318 of U.S. Patent No. 6,725,356 filed on Jun. 28,2005. Deposition of Larry Mennemeier on Sep. 22,2005 nd Exhibit 501i Mictoltníty S)sterfls Engineeríng, I¡æ. v. Dell, Inc. f//Ja/ Dell Computer and Intel Corpomtio¿; C.A' No. 2-44CY-l?ß: In the United States Dist¡ict Court of the Eastem Disrict of Texas, Marshall Division. Deposition of l-eslie Kohn on Srip. 22,2'[Æ.5; MìcmUnity Sysreras Engineering, Inc. v. Dell, Inc' !/k/d Dell AamPuter autd Intel Corporation; C-4. No. 2-{XCV-120; In the United States District Court of the Eastern District of Texas, Marshall Division. Intel Article, "Intel Announces Record Reve¡u¿e o!9.96 Bil-
Iion",Ocr.
18, 2005,
754-1985) (5l056DOCol93Q+323). Original Complaint for Patent Infringement, MícmUníty Systems Engìneering, htc. v. Dell, Inc. f/Aa/ Dell Computer and Intel Corporatíon; C.A' No. 2-{4CV-120; In the United Staæs District Court of the Eastem District of Texas, Marshall Division filed Mar. 26,2004.. Amended Complaint for Patent Infringement, .MicmUnitl Systems Engineering, Inc. v. Dell Inc. f/k/a/ Dell Computer and Intel Corporarion; C.A. No. 2-O4CV-120; In the Uniæd States District Court of the Eastem District of Texæ' Mushall Division filedApr. 20,2fo4
IEEE Standard 754 (ANSL/IEEE Std"
The NewYork Tlmes Article, 'll¡ tel Posts 5Vo Profit Inqease on Demandfor Notebook Chips", Oct. 19, 2005' USA Today Article,"Intel! Revenuc Grew I87o In Robwt Quarter for TecE, Oct. 19, 2005. The Wall Street Joumal Article, ",lntel Says Ahþ Dermnd
nny SlotÌ', Oct
19, 2005.
The New York Times Article, "lnþl SetÍlement Reviws A Fading Chip DesigneÌ', Oct. 20, 2005' Markoff, Iohn l'Intel Settlement revives a Fading Chip Designer," The NewYorkTimes (Oct. 20,2005).
Inæl Press Release, "Intel Announces Record Revenue of $9.% Billio¡u' Santa Clara, CA Oct. 18, 2005. MicroUnity Systems Engineering, I¿c. vs. Dell, Inc. and Intel Corporation,'Memorandum Opinion and Orderi Civil Action Number 244-CV-12D (TJW), Document 167, fild Aug. 29, 205,pp. t-74.
as 5J42,Uo Cl
Page9
Wang, Yulun., et al. "The 3DP: A processor Architecture
for
Three-Dimensional Applications," Computer, IEEE Com-
puter Societ¡ vol. 25,
No. l,
1992
pp.
25-36'
XPm0287832. ISSN: 001 8-9 I 62. Diefendorff, K., et al. "Organization of the Motorola 88110 Superscalar Risc Microprocessor." IEEE Micro, vol. 12' No' 2, Apr. l, 1992 XPW026619} ISSN: 0272-1732. Gerry Kirne et al.,'MIPS RISCArchitecture," Prentice Hall ( r 995) (5000óDOC0 r 8s7G848).
ware, Section 1: Highlights of the Design of the Mark IIA Uniprocessor by Mlliam Bryson et al., published by Lawrence Livermore Laboratory in 1979 ("S-l Annual Report, vol. II'). Farmwald, Signal Prucessing Aspects of the S-I Multþro' cessor Prcject, SPIE vol. 241 Real:Ttme Sìgrul Processing published in 1980 ("Signal Processing Aspects of the S-l
The
1979
Annwl Report--Tlæ S-l Proiect, vol. II: Hørd'
Article").
Compliant for Patent Infringement, Microuniry Systems Engineering, Inc. v. Sony Corpomtìon of America, Civil Action No. 2:05 CV 505, Filéd Nov. 5,2005. Undy et al., '.A Low-Cost Graphics and Multimedia Work. station Chip Setj""IEEE M'crct; "pp: t0-22 (Apr. 1994i' (5 l 056DOC!02578-590).
Broughton et aI., '"The S-l Projecu To¡End Computer Systems for National Security Applications," (Oct. 24, 1985)
Farmwald, High Bandwidth Evaluation of Elemenlary Frac' tions, IEEE Ptoceedings/St" Symposium on Computer Arithmetic published in l98l ('High Bandwidth Evaluation
låz S-l Project: Developing High-Perfo17;nance Disä¡al Conluters, IEEE Conpùièi Sodi¿iry CAMPCON Spring 1980 published Dec. l1r 19-79 ("S-l High PerforWiddoeg,
mance Computers"). Spadema et al.,An Integrated Floating Poiw Vector Prccessor for DSP and Scientiltc Computing, published urith the proceedings on the 1989 IEEE Intemational Conference on Computer Design: VISI in Computers and P¡ocessors, ("Sharp Inægraæd Processor Article"),
Article").
(5r056DOC05736M0?).
Convex Data Sheet C4D(A Systems, Convex Computer Cor-
poration (5 I 056DOC059235-236). Convex C4600 Assembly Language Manual, First Etlitioru May I 995 (5 056DOC0ú1728-5299). Margulis, "i860 Microprocessor A¡chitecture," Intel Corpo'
1
Guttag, á Single-ChipMultiprocessor for Multimedia: Th¿ MVn IEEE Pmceedíngs published in 1992 ('TI MVP
ration (1990)
5 I 56DOC06997 (5
(51056DOC0866610-7265 and l-1A626I Paragon User's Guide, Intel Corporation (Oct. 1993)
r 05óDOC068802-9097). Hwang, "Computer Architecture and Parallel Processing," McGraw Hill ( I 984) (5 [056DOC07016Ê1028). IEEE Draft Standard for "Scalable Coherent InterfaceLow-Voltage Differential Signal Speciûcations and Packet Encoding", IEEE Standards Department, P1596'3/D0.15 (Mar. 1992) (50006DOC01 8530-s63)' IEEE Draft Sundard for "High-Bandwidth Memory Interface Based on SCI Signaling Technoloey (RamLink),",IEEE Standards Department, Drafr l.25 IEEE P1596.4-199X (Mary I 995) (50006DOC0 l8 413-529). Deposition of Larry Mennemeier on Sep. 22,2005 and Exhibit 501: MicrolJnity Systens Engineering, Ina v. Dell, lnc. Inc. f/ldo/ Dell Compwer antl Inæl Corporation; C.A. No. 2.44CV-120: In the United States Disrict Court of the Eastern District of Texas, Marshall DÍvision. Deposition of Leslie Kohn on Sep. 22, 2005; MicroUnity Systems Engineering, Inc. v. DelL I¡u, f/Aú Dell Computer
A¡ticle").
Gove, Tlu
MW: A Highly-lntegrated
Video Compression
Chìp, IEEE Data Compression Conference published in March of 1994 (MVP Vjdeo Compression Article). TMS320C80 (MVP) Master Processor UserF Guide pttb'
Iished Mar. I 995 CMVP Master Proiæssor Guider). TMS320C80 (MVP\ Parallel Prccessor Userb Guide pvb' lished Mar. 1995 ("MVP Parallel Processor Guide")' Undy, A low-Cost Graphics and Multimedia Worksnüon Chip Set, IEEE Micm published in Apr. 1994 ("HP7100 Chip SetArticle'). low'Cost Superscaler Knebel, HPs PA7I00LC; PA-RISC Ptocessoa IEEEpublished in 1993 ("Knebel"). l,çe, Accelerating Multinedia with Enlanced Mictopmces' sors, IEEE Micro published inApr. 1995 ('Læê). Gwennap, New PA-RISC Processor Decodes MPEG Viieo'
A
Mictoprccessor rReporl published lwt. ?A' 1994 ('Gwennap
Manual published Feb. 1994 ("A-RISC
pÃ-ntSC, 1.1 Atchitecture and Instruction Set Rcference
).
and Intel Corporation; C.A. No. 24CV-120;
In
the
United States District Court of the Eastem District'of Texas, Marshall Division. .Sony :Computer Entertainment America, Inc.ls Answer' Affirmative Defenses, and Counterclaim to Microunity Systems Engineering, Inc.'s Original Complaint' Micrcunity Systerys Engiræering, Inc. v' Sony Cotporation of Anerica, Civil Action No. 2:05 CV 505, Filed Feh l4,2OM. Diefendorff, Organiution of the Motomla 881l0 SuperscaIar RISC Microptocessot; IEEE Micro published tû 1992 ("Motorola 88 1 l0 Organization Anicte'). MC 881I0 Second Generation RISC.Micrcprocessor User9 ("Motorola 88110 User's Manul published Manual"). îhe IgTg Annual Report--fihe S-I Project, vol' I: Archiuc' f¡rrc, Section 4: S-l Uniprocessor Architecture (SMA-4) by Steven Correll, published by Lawrence Livermore Labora' tory in 1979 ('lS-l Annuat Repon, vol' I").
Instn¡ction Set"). Asprey, Performance Features of the PA7I00 Micrcpmcessor IEEE Micro published in Jun, 1993 ("Asprey"), Watkins, A Menary Conrol[er with an Integrcted Gr.aphics Prccessor published in 1993 ('Sun Integraæd Graphics hocessor
l'l
Snte Círcuits, vol. 28, No. 3, published in. Mar'
('"Ioshiba Article").
A¡ticle"). lde, A 32}-MFL'OPS CMOS Flaating-Poínl Ptocessing IInít for Superscaler P¡ocesson, IEEE Jourtnl' of Solíd
1993
in l99l
High Speed .Reed Solomon lwaki, Architecturc of Decoder, IEEE Cowumer Electronics published Jan. 1994 ('High Speed Reed-Solomon Decoder A¡ticle'l). Markstein, Compulation of elementøryfutætíons on the IBM RISC System/6000 processo,i IBM J. Res. Develop. vol. 34' No. l, published Jan. 1990 ('Computation of Elemena¡y Functions A¡ticle'l). File Wrapper of the 5,742,840 patent. References Ciæd in the 5,742,840, patent (see additional Sheet of PTGI440 form for PAT-4,3).
a
us
5,742,840 Page l0
Cl
Appendix to ttre 5,742,840 patent. Selected Portions of the Pile Wrapper for U.S. Publication No. 200¿110015533. Ofûce Action for U.S. Ser. No. 95i000,089 (Inter Partes Reexamination of U.S. Pat No. 6.643,765) mailed Jun. I' 2005. Claim Chart for the Motorola 881 10 Organization A¡ticle. Claim Cha¡t forthe S-l Annual Reporl Claim Chart for the Sharp Integrated Processor,{rticle. Ctaim Chart for che TI MVP A¡ticle. Claim Chart for the HP 7100 LC Chip Set Anicle. Joint,Claim Construction and Prehearing Statement that includes MicroUnilyls.Proppscd CJaim Construqtion (liJoint
Claim Construction") submitted
Engìrcering,
Inc, v. Dell, Inc,, et al,
in MicroUnity
Sysl¿ms
No.
2:04-CV*120CrJW) (E.D. Tex 2004xthe "Lau/suit"). Selected portiors of MicroUnityls Preliminary Infringement
Contentions submitæd in the l¡wsuit ("MicroUnity's PreIiminary Infringement Contentions').
MicroUnity Sysæm Engineering, Inc.'sReply Brief Reguding Claim Construction submitæd May 25,2005 in the Lawsuit ("MicroUnity's Clainr Construction Reply B¡ief), Deposition of Richa¡d .{. Belgard, technical expert for MicroUnity in the l¿wsuit. IEEE Draft Søndard for "Scalable Coherent tnterfaceLæw-Voltage Differentiat Signal Specifications and Packet Endoding", TEE Sønda¡ds Department, P1596.3/DO.I5 (Mar.1992). IEEE Draft Standard for "HÍgh-Bandwidth Memory Interface Based on SCI SignalingTechnology (Ramlink)", IEEB Sta¡dards Department, Draft 1.25 IF.FF P1598.4-1999X (May 1995). G...e..¡.1y Kaueet al.r "MIPS RISCArçh!!.clure::r Prçntice Hal! (r995). IBM, 'ithe PowerPC Architecture: A Speciûcation For A New Family of RISC Processors", 2:'" H., Morgan Kaufmann Publishers, Inc. (1994). Hewleu-Packa¡d Co., 'PA-RISC 1.1 A¡chitecture and
Iostnrc¡ion Set", Manual Part No. 0974f90039, (1990).
MicroUnity System Engineering, lnc.'s Opening Brief
Regarding Claim Construction submitted Apr. I l, 2005 in the Lawsuit ('MicroUnity's Claim Construction Brief")'
MIPS Computer Systems. Inc., "MIPS R4000
Manual", Mfg. PartNo. M8-00040, (1990).
Userrs
* cited by examiner
us
1
5,742,840
Cl
EX PARTE REEXAMINATION CERTIFICATE ISSTJED UNDER 35 U.S.C. 307
THE PAtrENT IS HEREBY AMENDÊD AS INDICATED BELOW.
_ 5
Mattcr enclosed in heavy brackets I I appeared in the patenÇ but has ben deletd ând is no longer a part of the psfent; matter printed in itatics indlcates additÍons made to the patenl
AS A RESUUT OF REEXAM¡NATION, IT HAS BEEN DETERMINEDTHÄT:
The patentability ofclaim
r0
peak data throughput wilizing simultaneow parallel prc. cøssrrg ìn the unified execution of multiple media daa streams, the execution unit having a data path and an instruction patlt with thc simultaneous pamllel processing using all or nearly all of the entire width of the fura path, comprising: a multlprecision arithmetic unit coupled to the data patl¡ the multi-prccision arithmetic unit capable of dynamic partitioning based on the elemental width of data received from the daø path, the elemental width of the data being equal to or narrower than tlre daø path;
ll
r<
is confirmed.
a switch coupled to the dâta path and progammable to manipulate data received from the data pÀth in the course of executìng ptogrønmed insffuctions, includingcpp1.ing,.,...shiftingandreli
Disclaimer: Justia Dockets & Filings provides public litigation records from the federal appellate and district courts. These filings and docket sheets should not be considered findings of fact or liability, nor do they necessarily reflect the view of Justia.
Why Is My Information Online?