Elan Microelectronics Corporation v. Apple, Inc.

Filing 214

Declaration of Jennifer Liu in Support of 212 MOTION for Partial Summary Judgment of Infringement of U.S. Patent 5,875,352 [Public Version] MOTION for Partial Summary Judgment of Infringement of U.S. Patent 5,875,352 [Public Version] filed byElan Microelectronics Corporation. (Attachments: # 1 Exhibit 1, # 2 Exhibit 2, # 3 Exhibit 3-6 MFN, # 4 Exhibit 7, # 5 Exhibit 8, # 6 Exhibit 9, # 7 Exhibit 10, # 8 Exhibit 11, # 9 Exhibit 12, # 10 Exhibit 13, # 11 Exhibit 14, # 12 Exhibit 15, # 13 Exhibit 16, # 14 Exhibit 17, # 15 Exhibit 18, # 16 Exhibit 19, # 17 Exhibit 20, # 18 Exhibit 21, # 19 Exhibit 22, # 20 Exhibit 23-25 MFN, # 21 Exhibit 26, # 22 Exhibit 27 MFN, # 23 Exhibit 28, # 24 Exhibit 29-33 MFN, # 25 Exhibit 34, # 26 Exhibit 35-37 MFN, # 27 Exhibit 38 Part 1, # 28 Exhibit 38 Part 2, # 29 Exhibit 38 Part 3, # 30 Exhibit 39-45 MFN, # 31 Exhibit 46, # 32 Exhibit 47 MFN, # 33 Exhibit 48)(Related document(s) 212 ) (Liu, Jennifer) (Filed on 5/24/2011)

EXHIBIT 38

PSoC Mixed-Signal

Sheet

Final Data

Array

CY8C2I 234 CY8C2I 334
CYPRESS

CY8C21434 CY8C21534 and CY8C21634

PERFORM

Features
Powerful

M8C

Harvard

Architecture

Processor Speeds

Low

Power

2.4Vto

at High

5.25V

Opereting

On-Chip
Indastrial

Advanced

Voltages

PS0C
PSoC

Type

or

Dael

.OV

Blocks

32-Bit

liwers

SRAM
Serial

85CC

to

Flash

Flexible

50000

Complete

Designer

Additional

Coanters

and

CRC

end

PRS

Connectabla
Complex

UART
to

Peripherals

All

Master

GPIO
by

Combining

Trace

and

and

Precision

Programmable

Internal

2.5%

Internal

Oscillator

24/48
for

Combinations

10

Capability

Clocking

MHz

to

Low

Precision

On-Chip

Detection

Voltage
Circuit

Supervisory

Reference

Voltage

Oscillator

and

Watchdog

Sleep

PSoC

replace

consists

family

low cost
one
PSoC device includes
well

as

allows

the

and

ory

CPU

Flash

digital

configurations

SRAM
of

range

in

and

architecture

application

memory

included

are

This

individual

program

10

configurable

component

peripheral

each

to

components

analog

interconnect

customized
of

of

with

designed

system

blocks

configurable

create

are

programmable

single-chip

requirements

fast

tionally

to

Mixed-Signal Array
devices

MCU-baSed

as programmable

user

the

match

many

These

traditional

multiple

with

logic

of

devices

Controller

On-Chip

Overview

Functional

PSoC

The

to

Multi-Master

limers

Sleep

Memory
Integrated

Blocks

of

Resources
Slave

User-Configurable

Slave
128K

Bus

Application

Structure

Breakpoint

Pins

or

OPIO

kHz

Watchdog

SPITM

All

Analog

Sensing

Emulation

Modules
Complex

Fall-Duplex

OPIO

on

Connection

Master

400

Speed

Intamal

System

I2CTM

PWtls
Full

on

Emulator and

In-Circuit

Full-Featured

Open

Mux

Analog

Capactiva

Sottwara

or

GPIO

All

Inputs

Simultaneous

Tools

on

Interrupt

Common

Flash

in

Strong

High

Modes

Analog

Versatile

OPIO

Down

Pull

Drive

to

Up

Programmer
-8-to

Up

Configurations
All

on

Configurable

Development

PSoCTh

AOC

Provide

ISSPM

Modes

Emulation

Drkw

Drain

Storage

Programwing

Free Development

Rein

mA

25

Erase/Write

Updates

Protection

EEPROM

Provide

Data

Pin

Programmable

Storage

Pull

Bytes

Partial

Blocks

28 Chennel

8-Bit

PSoC

Program

In-System

Using

-40CC

Blocks

DAC

with

Memory

On-Chip
Flash

512

SMP

Range

Temperatare

Single

8K

Cycles

Down to
Mode Pump

-2 Comparators

Digital

Flexible

MHz

Votage

Operating

Switch

Processor

24

Speed

Peripherals

Analog

to

data

Addi

mem

convenient

pinouts

The PSoC
four

architecture

main

Core

and

System
resources

includes

the

allow

four

included

and

analog

up

GPIO

28

is

left

to

four

general

to

PSoC

bus
into

device

Depending

10

the

Digital

global

blocks

purpose

access

provide

the

be combined

analog

of

comprised

Resources

CY8C21x34

Each

to

the

Configurable

resources

and

blocks

The

System

System

system

digital

PSoC package

the

also

the

device

the

on

illustrated

Analog

all

custom

complete

on

as

the

areas

GPIO

global

are

digital

interconnects

The PSoC Core
The

PSoC

instruction
interrupt
nal

March

HIGHLY

29

2006

CONFIDENTIAL

Cypress Semiconductor

ATTORNEYS

Corp

2004-2006

main

Core
set

is

It

controller
oscillator

and

and

sleep

Document

engine

powerful

encompasses

No

ILO

38-1

that

SRAM

for

watchdog
internal

2025

timers
low speed

and

rich

an

storage

IMO inter

oscillator

The

Rev

EYES ONLY

CONFIDENTIAL

supports
data

APCY00009757

ATTORNEYS

EYES ONLY

APE

LOOl 0822

CY8C21x34

CPU
ture

called

core

MHz

24

to

up

Data

Final

M8C

the

M8C

The

PSoC

Sheet

is

powerful
four

is

with

processor

MIPS

speeds

Harvard

8-bit

architec

microprocessor
Resources

System

to

arrays

12C

increase

an

off

single

by

ported

digital

Cocks

number
that

and

various

of

can

blocks

buses

from

an

System

be

operating

volt

resets

sup

in

connected
route
of

of

to

any

digital

GPIO

the

to

signal

fixed

any

peripheral

and

of

four

PSoC

analog

conversion

analog-to-digital

other

is

blocks

user module
those

include

PSoC

digital

can

that

form

to

of

composed

resource

8-bit

called

tions

up

to

be

used

16 24 and

references

blocks

alone

System Block

32-bit

The

which

peripherals

System

is

composed

the

creation

of

complex

32

to

Timers

32

to

UART

32

ules

bit

bit

bit
selectable

SPI master

and

parity

erence
Checker/Generator

to

32

Random

or

Generators

Sequence

allow

operations

This

straints

of

blocks

are

blocks

varies

by

choice

resources
teristics

March

of
are

on

29

be

connected
can

that

for signal

to

support

PSoC

common
as user

available

mod

or

single

with

dual

resolu

8-bit

up

with

to

DAC
as

System

blocks

.3V

ref

Resource

analog

absolute

reference

32

to

three

which

rows

in

provided

in

any

frees

PSoC device
system

route

GPIO

signal

to

and

limited

through

Capacitor

functionality

CT

The

tains

one

performing

for

any pin

logic

the

P5cC

from

con

detailed

your designs

the

Type

analog

block

Type

and

Mixed-Signal Array

information

provided

in

columns

one

bit

any

are

CT Continuous
Time and two SC
blocks
The CY8C21x34
devices
provide

includes

on

the

one

blocks

Each

SC Type

Technical

CY8C21x34s

column

block

Reference
Type

con

Refer

Manual

analog

to
for

blocks

controller

peripheral

shown

to

multiplexing

ccnfigurability

fixed

Digital

mum

can

buses

also

comparators

8-bit

PSoC devices

most

of

Switched
blocks

buses

converters

reference

In

of global

of the

bit

IrDA

series

customized

Analog

multi-master

Redundancy

digital

flows

comparator

Single-ended

1.3V

Pseudo

be

Some
most

blocks

configurable
signal

below

listed

Pin-to-pin

slave

Cyclical

can

device

this

of

analog

tion

with

and

for

Analog-to-digital

bit

slave

and

requirements

functions

are

flexible

very

application

analog
to

are

peripherals

bit

Dead band

with

Counters

12C

Analog

allowing

configura

peripheral

Digital

The Analog System

Each

below

listed

32

to

PWMs

Diagram

combined

or

specific

PWMs

HIGHLY

000701

blocks

System

System
an

is

The

0051701

0I070

Digital

Digital

with

BlockArray

precision

Digital

block

PSoC

Digital

PSoC

digital

number

constraints

the

of

array

can

that

composed

is

comparators

supporting

The

SYSTEM

DIGITAL

0151701

The Analog

The

System

an

controller

bits

ToAnsiog

slave

provides

system

any

into

configured

global

designs

Freeing

of

composed

be

digital

series

eus

System

subsystems

normal

generates

cell

that

PSoC

of

To

romcore

RowO
is

can

The

through

reference

voltage

SMP

System

which

peripherals

pin

as

mixed-signal

12C master

an

implementing

to

battery

PSoC

the

M8C

the

Digital

blocks

for

1.3V

of

mode pump

switch

The

such

capability

of

flexibility

internal

value

absolute

the

functionality

MultiMaster

ages

additional

provide

cigitai

clocks

are

Overview

resources
the

of four

family

table

for
titled

where

This
your

the

allows

number

you

the

application

PSoC

Device

of

opti

Family

Charac

page

Document

2006

CONFIDENTIAL

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

APCY00009758

ATTORNEYS

EYES ONLY

APE

LOOl 0823

CY8C21x34

Data

Final

PSoC

Sheet

Additional

Resources

System

System

Resources

some

provide

additional

which

resources
and

detection
merits

both

the

use

in

provide

three

using

The

12C

over

analog

PSoC

digital

module

two wires

pump

Additional

as

the

describing

clock

kHz

routed

be

to

can

be

clocks

and

400

master

and

fre

clock

can

clocks

blocks

Addi
voltage

below

100

dividers

multi-master

provides

Slave

low

customizable

systems

listed

systems

presented

The

applications

and

digital

generated

are

previously

statements

Brief

resource

dividers

for

reset

been

complete

mode

switch

on

system

clock

Digital

quencies

to

include

power

each

of

of

have

useful

capability

tional

Overview

communication

modes

are

the

appli

supported

all

Low Voltage
cation

of

voltage

On Reset

Power

LVD

Detection

falling

signal

the

advanoed

POR

the

while

eliminates

circuit

can

interrupts

levels

need

system

for

supervise

An

internal

ence

An

integrated

switch

low

boost

cost

be

connected

bus

and

log

input

to the

Switch
ously

bus

to the

connects

also

parators

to

surement

to

individually

the

analog

every
or

in

second

can

Pins

pin

An

path

to

bring

com
ana

with

additional

analog

on

enables

hardware

for

finger

81

Port

available

pins

as

by

Chip-wide

mux

The

data

sheet

device

is

mea

Device

PSoCPart

table

groups

highlighted

the

lists

digital

or

resources

PSoC

The

and

12

and

blocks

digital

device

below

characteristics
OLfi

fl

D2

Number

Other

sensing

the

characteristics
or

following

PSoC

specific

this

16

have

pins

capacitive

touch

PSoC device

can

continu

precharge

enables

This

such

to

for

covered

CO

UPIO

CY6C29x66

pad

providing

25

2E
2s

DW
2t

include

applications

Track

selected

control

applications

multiplexer

cell

Characteristics

blocks

analog

Psoc

logic

normal

generates

battery

refer

DACs

system

multiplexer

your

systems

The

any combination
for analysis

system

converters

provides

c3PlO

array

control

under

connect

analog-to-digital

multiplexer

analog

can

SMP
.2V

single

absolute

and

System

Multiplexer

Mux Bus

mode pump

ADCs

converter

analog

Device

Depending

The Analog

an

provides

including

Diagram

PSoC
The Analog

system

from

voltages

Versatile

system Block

reference

voltage

analog

operating

Analog

1.3

for the

16

12

2K

32K

256

12

ie

sensing

that

allows

Crosspoint connection

analog

between

input

any

10

from any
pin

upto
44

CY6C27x43
10

pin
cvec24x94

combinations

12

12
Bytes

49

48

1K

UptO

cvec24x23

4K

12

256

upto
24

cvec24x23A

12

4K

Bytes

upto

CY8C21x34

16K

BK

28
Bytes
256

cvec2lx23

16

43

4K

Bytes

Limited

March

HIGHLY

29

Document

2006

CONFIDENTIAL

ATTORNEYS

No

38-1

2025

Rev

analog

funotionality

3J

EYES ONLY

CONFIDENTIAL

APCY00009759

ATTORNEYS

EYES ONLY

APE

LOOl 0824

CY8C21x34

Data

Final

PSoC

Sheet

Getting Started
The

quickest
this

ing

sheet

of

P5cC

the

and

register

IDE

with

PSoC

Mixed-Signal Array

be found

on

silicon

PSoC

Microsoft

Designer

Chip

PSoC

runs

on

reference

the

or

tional

Flow

P5cC

reference

information

web

the

at

and

the

Electrical

PSoC

latest

device

PSoC

Specification

sheets

data

on

Designer

Digi-Key

Kits

Kits

Avnet

contains

are

and

Arrow

PSoC development

Go

bottom

at the

mable

Emulator

of

Technical
PSoC

taught

by

Online

page

view

to

technical

and

web

Store

Store

Func

by

also

operating

con

system

an

integrated

provides

design

debugger
support

the

uses

that

with

and

the

CPUs

for the

for the

an
code

programming

supports

specifically

select

This

project

in-system

assembler

to

application

high-level

devices

in

the

language

compiler

family

for
at

site

cart

shopping

PSoC Pro gram
items

of available

list

Millennium

Designer

Store

accessories

all

click

current

PSoC

training

analog

as

or

such

as

PSoC and

click

on

classes

well

as

is

training

marketing

available

cover

for

designing

bus

LIN

the

Support

select

Go

on

located

Technical

over

advanced

covering

topics

http/Mv.cypress.com
the
left
side
of the
web

for

Training

is

phone

the

debugging
classes

to

and

beginners

engineer

application

application-specific

Design

and

Online

the

Online

Cypress

Cypress

web

the

The

application

Training

Free

page

macro

write

application

management

developed

distributors

following

and

click

System-on-Chip

the

compilers

to the

http//vnnvcypress.com
icon

from

Future

kits

the

database

PSoC Designer
available

development

PSoC

debug

customer

the

helps

for the

and

CYASM

Development

PS0C

the

Reference

and

Windows

2000

below

diagram

In-Circuit

http//www.cypress.com

Development

XP

IDE

Designer

integrated

System-on-

Manual which

Reference

http//wwcypress.com/psoc

Ordering Packaging

Programmable

NT 4.0 Windows

Windows

figuration

For up4o-date

Windows-based

for the

The P5cC

devices

Windows

Me

information

is

environment

development

pin

specific

in-depth

Tools

over

an

is

presents

information

Technical

read

by

Integrated

sheet

data

For

programming

is

Designer

and

specifications

along

can

detailed

This

circuit

integrated

electrical

PSoC

the

using

PSoC

the

understanding
and

Environment

Development
view

to

path

data

Development

Overview

details

more

Consultants
PSoC

Certified

assistance

to

Consultants

PSoC Consultant go
on

located

Support

offer

to

from

everything

PSoC designs

completed

To

contact

click

httptIwsw.cypress.com

the

the

web

take

pride

in

reached

with

of

side

left

technical

or

become
on

Design

and

page

select

CYPros Consultants

Technical
PSoC

Support

They
at

response

long

list

effort

under

web

March

page

29

and

fast

4-hour

accurate

guaranteed

Emuiaton

the

notes

Design

will

the

assist

PSoC

web
Resources
notes

are

site

list

you

every

and

select

located

sorted

by

in

date

Designer

Subsystems

to

Application
the

by

center

of

default

Document

ATTORNEYS

go

Prugrarrirrier

of

aspect

notes

application

2006

CONFIDENTIAL

in

ueAce

EmuaUx

P5oC

To view

Application

In-Circur

Pod

Notes

http//www.cypress.com

Notes

HIGHLY

be

of application

your design

the

can

http/twww.cypress.comfsupportllogin.cfm

Application

the

engineers

application

response

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

APCY0000976O

ATTORNEYS

EYES ONLY

APE

LOOl 0825

CY8C21x34

Data

Final

PS0C

Sheet

PSoC

Designer Software

Device

Editor

The

device

onboard

DAC5

Subsystems
Debugger

editor

PS0C

allows

subsystem
and

analog

the

using

to

select

The

different

user modules

called

user modules

of

Examples

and

user

the

components

digital

blocks

Amplifiers

ADCs

are

PSoC

editor

device

configurations

supports easy

of

development

and

allows

for

dynamic

changing

Dynamic

reconfiguration
at

configurations

reconfig

and

PSoC

selected
for

an

to

operate

one

given

sets

of

can

print

in

framework

routines

during

Device

with

the

to

The

online

to flesh

the

user can

generated

selected

out

framework

the

add

and

components

also

Its

system

help

Browser

of

catalog

Examples

allows

and

the

in

slave

to

pro
the

Forum

Support

to

the

change

has

to

aid

Hardware

tools

fan

and

Users

to

can

to

browse

easily

time-to-design

modem

300-baud
and

able

precon

import

facilitate

include

controller

Editor

Application

Assembly
link

and

own

context-sensitive

the

and

links

designer

in

to

help

FAQs

getting

help

each

reference

quick

and

an

This

Online

started

program

single

The emulator
way

USB

of

with

all

PS0C

The macro

edit

You

your

and

language

can

also

the

MHZ

Emulator
has

avail

is

the

capability

of

The

devices

the

The

target

that

unit

unit

Emulation

separately
in

base
base

is

connects

universal

pods

for

emulation pod
board

to the

and
each

will

device

takes

and performs

the
full

PC by
operate
family

place

speed

of

24

operation

com

assemble

allows

assembler

assembly

absolute

linked

code

with

seamlessly

use

and

code

hardware

devices

port

PSoC device

In-Circuit

This

support

consists

available

ICE

functionality

development

LIN

reader

card

magnetic

high

for

build

merged

matically

can

you

source

language

Assembler

mode

its

context-sensitive

and

Emulator

the

be

of

Tools

Editor

Application

to

online

displays

tutorials

provides

are

pile

buffer

framework

select

project

designs

preconfigured

provided

master

users

users

the

into

designs

figured

the

trace

interest

for procedural

subsystem
also

system

low cost

The Design

In

of

The

control

step

Browser

Design

Bus

create

10

break

clear

application-specific

possible

the

regenerate

and

to

the

write

System

In-Circuit

code

halt

run

designer

read

and

and

set

for

Once

Sheet

read

in

PS0C

the

to

designer

registers

locations

user Designed

at

sheet

application

Data

memory

Online Help

configurations

configuration

use

for

configuration

conjunction

is

out

the

of

uses

project

for the
block

and

registers

functional

project

gramming

the

if

program

allows

the

memory

program

code

software

contains

PSoC

different

contains

and

for

source

creates

configuration

Designer

PS0C

time

and

The framework

components

operating

tables

initialization

configurations

selected

between

switch

power-on

framework

the

than

up

block

application

more

run

sets

Designer

provide

also

allow
data

CPU

write

time

run

debugger

PS0C

and

read

write

the

view

internal

an

hardware

provides
to test

designer

providing

and

read

multiple
registers

subsystem

the

commands

Debugger

points
uration

Debugger
allowing

while

system

physical

Filters

also

and

Designer

emulation

in-circuit

program

The device

Overview

or

addressing

with

other

The

can

be

link

compiled

modules

software

code

auto

libraries

to

get

relative

in

absolute

addressing

Language
that

supports

never

worked

allows

you

Compiler
the
PS0C
in

the

create

to

language
family

of

before

language
complete

compiler

devices

Even
the

if

available

quickly

provides

all

PSoC

the

have

you

product

for

programs

is

family

devices

The embedded
of

tailored

embedded
keypad

and

March

29

HIGHLY

to

compiler

optimizing
the

PSoC

architecture

libraries providing
display

support

port

and

and

It

the

extended

math

features

standard

functionality

Document

ATTORNEYS

with

complete

bus operations

2006

CONFIDENTIAL

comes

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

APCY0000976

ATTORNEYS

EYES ONLY

APE

LOOl 0826

CY8C21x34

Data

Final

PSoC

Sheet

Overview

Designing with User Modules
The development
traditional

of

and

analog

unique
change

to

Each

has

block

ware

well

as

ether

lowering

PSoC

cycles

have

to

adapt

the

to

the

10

hard

the

lowers

meet

to

and

function

its

and

you

the

functions

buses

substantially

part

costs

inventory

Blocks

determine

permit

This

different

architecture
specification

user-selectable

multiplexers

software

select

of

that

registers

blocks

the

as

to

having

by

variety

development

Iterative

pins

wide

PSoC

called

that

configurable

managing

in

from

differs

The

the

give

and

resources

several

to

connectivity

blocks
dividends

pays

implement

device

microprocessor

development

configurable

ability

of

that

during

These

function

hardware

digital

flexibility

P5cC

for the

process

fixed

the

risk

design

final

requirements
To speed

the

development

pre-built

hardware

pre-tested

Modules

User

peripheral

devices

mixed

over

tains

ers
such

Generators

user module
the

implement
that

allow

to

of

bits

The

resolution

establish

the

provide

tested

module

application

level

that

you can

also

sheets

your

optional

time

API

to

you

The user

at

The

next

tines

high-

events

Module and

User

routines

the

in

Application
to

code

internal

performance

user module

in

of

operation

sheets
data

and

user module
sheet

data

and

mouse

click

ting

of

each

of

each

user module

The development
and

the

up

bring

for configuring

need

for

hardware

project

and

also

Next

the
directly

or

When

menus

configuration

Designer

to

move on

Generate

you

are

by

10

to

you

blocks

chains

the

inter

by

pins At

the

this

linker

The

last

PSoC

values

from
runs

the

full

hardware

developing

Application

code
step

for the
This

project

the

device

module

March

HIGHLY

to

API

29

generate
your

source

specification

and

that

causes

automatically

provides

the

PSoC

configures
high-level

tho

HEX

values

source

to

and

that

code

process

the

In

buffer
include

locations

takes

rival

and

and

monEtoring
external

correct

ICE

those

traditional

you

of

where

it

systems

single-step

the
define

address

the

down

Debugger

features
allows

in

you

inside

place

Emulator

to

is

all

In-Circuit

addition

takes

programming

The

capabilities

nec

displayed

message
When

for

as

strategies

are

subsystem

watch-variable

trace

events

error

all

analyze

assembler

errors

suitable

image

Debugger

large

memory

of

line
file

single

profes

optimization

the

simple

employs

It

Syntax

clicking

development

image

run-to-breakpoint

breakpoint

user

linker

include

automatically

control

options

for both

patterns

compiler and

the

Debugger

speed

to

system

run

HEX

you
provides

code

capabilities

many times more

costing
to

in

step

the

search

Manager

offending

Designers

at

File

Double

builds

and
loads

test

to the

directly

editor

features

compiler and

window

gener

code

source

edit

Build

allows

all

The

grep-style

Project-level

console

view

that

including

recursive

and

used

by

files

advanced

makefile

dependencies

the

with

connections

selecting

ready

GUI

interface

PSoC

signal

and
source

or

project

user modules

the

build

clock

open

the

other

new

user

onto

file

essary

you

pick

you

each

values

drop-down

the

to

configure

parameter

perform

You

set

the

subsystem

Manager

the

invokes

any sub-rou

and

language

describes

documents

module

user

graphical

map them

simplicity

you

the

when

Editor

user modules

connecting

enter

Device

by

starts

process

the

your

point-and-click

stage

controlled

register

and

parameter

code

hierarchal

coloring

and

and
Editor

program

Project

source

project

searches

sional-strength

use

the

Flows

Development

Application

includos

from

files

syntax

assembly

string

the

Each

specifications

data

IDE These

PSoC Designer

Designers

Editor
the

open

your main

write

to

PSoC

The

ated

the

is

step

using

you

run

needed

directly

Source Code

also

provides

service

interrupt

Mod

each

modules

hardware

to

for

permit

User

interface

particular

User

one

your development

are documented

functions

explain

provide

to

parameters

respond

provides

as

adapt

viewed

are

and

control

parameters

Modulator

cycle

that

settings

provides

The API
that

cut

sections

provides

PSoC blocks

duty

programming

to

The API

time

and

to

software

functions

register

also

user module

width

pulse

peripherals

filter

analog

Width

digital

DACs Tim

ADCs

common

configuration

Pulse

more

or

con

basic
It

precise

its

and

library

as

Bi-Quad
the

example

one

configures

and

digital

Module

User

not-so

function

tailor

For

other

establishes

selected

you

application

and

implementing

analog

in

such

peripherals

UARTs

DTMF

as

Each

ule

common

50

Counters

standard

The

User

called

and

selecting

of

library

functions

come

Inte

Designer

provides

peripheral

and

simple

varieties

signal

IDE

make

modules

PSoC

the

process

Environment

Development

grated

and

Debugger
complex
data

bus

signals

functions

Document

2006

CONFIDENTIAL

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

APCY00009762

ATTORNEYS

EYES ONLY

APE

LOOl 0827

CY8C21x34

Data

Final

PSoC

Sheet

Document Conventions

For an

in

table

following

the

lists

that

acronyms

are

used

in

this

doc

ence

ument

and

discussion

depth

obtain

device

The

of Contents

Table

Acronyms Used

Overview

PSoC

the

Manual

on

more

is

the

into

organized

Teohnioal
This

http/lwww.cypress.com

encompasses and

PSoC

on your

information

Mixed-Signal Array

Refer

document
and

chapters

following

sections
Acronym

Description

AC

aiternating

ADC

analog-to-digital

API

application

cu

centrul

01

continuous

DAC

digitni-to-unulog

current

Pin Information

converter
1.1
interfucu

progrumming

1.1.1

direct

ECO

usturnui

EEPROM

uiectricully

Pinout

Part

Pinout

10

32-PinPartPinout

11

1.1.5

current

Part

28-Pin

1.1.4

converter

20-Pin

1.1.3

time

16-PinPartPinout

1.1.2

unit

processing

DC

Pinouts

56-Pin

12

Part

Pinout

oscilietor

crystal

Reference

Register
erasable

programmable

read-only

memory

14

2.1

FSR

scale

full

GPI0

general

GUI

graphicui

Register

Mapping

Electrical

interface

ICE

in-circuit

Absolute

3.2

oc

ILD

internal

low

IMO

internal

main

oscillator

speed

DC
DC
DC
DC

3.3.1
oscillator

input/output

3.3.3
IPOR
LSb

on

power

imprecise

3.3.4
bit

least-significant

LVD

low

M5b

progrum

PLL

phase-locked

POR

power

3.3.6
bit

most-significant

3.3.7

counter

3.4

PPDR

precision

P5o0

Progrummuble

PWIV1

pulse

AC
AC

3.4.2
on

power

AC
AC
AC
AC

3.4.3

reset

3.4.4

System-on-Chiptm

3.4.5
modulator

width

3.4.6

50

switched

SLiMO

siowlMO

capacitor

AC
AC

3.4.7
3.4.8

SMP

switch

SRAM

stutic

mode

chip-Level
General

Switch

rundom

uccess

section

used

to

Table

measure

3-1

is

on

located

in

the

Electrical

External

12C

3Ah

the

17

page

lists

Solder Reflow

the

all

abbreviations

sales

Numbers

HIGHLY

coding

not

29

represented
lowercase

numbers

lowercase

appended

indicated

e.g
by an

all

letters

in

10

24

Amplifier

Mux Bus

Specifications

...

Specifications

..

27

Specifications

27

Specifications

Clock

26
27

29

Specifications

30

Specifications

31

32
36

Impedances

Peak Temperature

36

Information

Ordering
and

32

Code

37

Definitions

Information

Service

Revision

Copyrights and

37
38
38

History

Code

39

Protection

upper

14h

example

for

or

represented

by

Ox

Binary

numbers

have

an

OlOlOlOOb

or

may

convention

with

also

or

be

Ox

are

OlOOOOllb

decimal

Document

2006

CONFIDENTIAL

23

Specifications

6.2

are

appended

Hexidecimal

prefix

March

numbers
an

with

22

Dimensions

Thermal

5.1

Numeric Naming

case

22

Specifications

Programming

6.1

Hexidecimal

21

Specifications

24

Purpose

Block

Digital

19
20

Specifications

Characteristics

Analog

Packaging

Specifica

PSoC devices

the

...

Information

Packaging

memory

Ordering
tions

Amplifier

Operational

4.3

table

measure

18

Specifications

pump

Measure

of

IC

Mode Pump

General

4.2

units

Purpose

Chip-Level

4.1

Units of

18

Specifications

Operational

Electrical

3.4.1

ioop
reset

on

AC

18

characteristics

DC Analog Mux Bus Specifications
DC POR and LVD Specifications
DC Programming Specifications

3.3.5

detect

noltage

PC

reset

18

Ratings

Temperature

Electrical

3.3.2
10

17

Maximum

Operating

body

14

Specifications

3.1

emulator

human

model

3.3

HBM

14

Tables

10

purpose
user

Register

2.2

range

conventions

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

APCY00009763

ATTORNEYS

EYES ONLY

APE

LOOl 0828