Elan Microelectronics Corporation v. Apple, Inc.

Filing 214

Declaration of Jennifer Liu in Support of 212 MOTION for Partial Summary Judgment of Infringement of U.S. Patent 5,875,352 [Public Version] MOTION for Partial Summary Judgment of Infringement of U.S. Patent 5,875,352 [Public Version] filed byElan Microelectronics Corporation. (Attachments: # 1 Exhibit 1, # 2 Exhibit 2, # 3 Exhibit 3-6 MFN, # 4 Exhibit 7, # 5 Exhibit 8, # 6 Exhibit 9, # 7 Exhibit 10, # 8 Exhibit 11, # 9 Exhibit 12, # 10 Exhibit 13, # 11 Exhibit 14, # 12 Exhibit 15, # 13 Exhibit 16, # 14 Exhibit 17, # 15 Exhibit 18, # 16 Exhibit 19, # 17 Exhibit 20, # 18 Exhibit 21, # 19 Exhibit 22, # 20 Exhibit 23-25 MFN, # 21 Exhibit 26, # 22 Exhibit 27 MFN, # 23 Exhibit 28, # 24 Exhibit 29-33 MFN, # 25 Exhibit 34, # 26 Exhibit 35-37 MFN, # 27 Exhibit 38 Part 1, # 28 Exhibit 38 Part 2, # 29 Exhibit 38 Part 3, # 30 Exhibit 39-45 MFN, # 31 Exhibit 46, # 32 Exhibit 47 MFN, # 33 Exhibit 48)(Related document(s) 212 ) (Liu, Jennifer) (Filed on 5/24/2011)

CY8C21x34

Final

Data

3.3.7

DC

Programming

The

following

and

-40C
to

Table

3-13

lists

85C

TA

5V

apply

table

Sheet

3.6V

to

25C

at

DC Programming

and

and

-40C

and
are

for

minimum

85C

TA

design

guidance

currsnt

Supply

loop
vILp

Input

Low

vIHp

Input

High

Input

current

lILp

Input

when

current

Typical

to

5.25V

parameters

Notes

Units

or

o.a

2.2

verify

or

mA

25

or verify

P1

to

vilp

vihp

Applying

Output

Low

votage

During

Output

High

voltage

During

FlashnNpn

Flash

Endurance

per

FlashaNi

Flash

Endurance

P1

0.2

mA

Driving

internal

pull-down

resistor

1.5

During

to

P1

or

P1

During

FlashoR

Flash

Data

Programming
Programming

mA

Driving

internal

pull-down

resistor

vss

or verify
or

Vdd

verify

totaD

35

4.75V

ranges

respectively

or verify

voHv

of

temperature

85C

TA

Max

Typ

or verify

Programming

Applying

voL

mradnim

and

voltage

-40C

and

or verify

Programming

10

3.OV

Mm

Programming

During

when

to

2.70

Operations

Programming

During

votage

Programming
IIHP

wrte

During

voltage

2.4V
only

Description
for Flash

Supply votage

for the

specifications
or

Specifications

Symbol
vddiwaiiu

Specifications

Specifications
maximum

guaranteed
3.0V

2.7V

or

3.3V

Electrical

5010

Erase/write

50000

block

eooooo

Retention

natdnlJm cydes

0.75

Vdd

1.0

Erase/write

erdurance cydes

block

blocks

or

of

isalloed

125W

This

rradnim

nay
cydes

be

block

per

cycles

Years

10

each

cycles

betveen

balanced

each

to

lirrit

the

30x1

operations

total

number

of

ojdesto

feed

the

blocks

of

50035
and

5010

ndnum cydes
ro sle block

that

each

30x2

bkcks

ever

sees

rrore

of
than

5010 cydes
For
the

March

HIGHLY

the

fiJI

Flash

29

industrial

rare

AflsApptcation

the
Nbte

user

must

ANZJ15

errpby
at

serrar

Document

2006

CONFIDENTIAL

temperature

hftpIIvwiwcprese.com

ATTORNEYS

user

nodule FlashTemp

urderAppkation

No

38-1

Nbtes

2025

fOr

and

mom

rsait

to the

temperature

argument

Rev

EYES ONLY

CONFIDENTIAL

before

witirg

Refer

to

informatim

-ATTORNEYS EYES ONLY

23

APCY00009779
APELOO1 0844

CY8C21x34

Data

Final

AC

3.4

The

following

and

-40C

tables

5v

to

Table

3-14

3.OV

2.7V

or

3.3V

Specifications
maximum

guaranteed

list

3.6V

to

25C

at

5V and 3.3v

and

are

minimum

and

-40C

and

for

chip-Level

Symbol

85C

TA

design

Main

guidance

2.4V

to

3.0V and

and

voltage

-40C

temperature

85C

TA

Mm
24

for

MHz

Max

Typ
24

23.4

24.6

Main

Frequency

Oscillator

MHz

Trimmed

MHz

for

5.75

6.35

bc

MHz

cu

Frequency

5V

CPU

Frequency

3.3v

F5LK5

Oigtai

P5oC

Block

0.93

5V

Frequency

24.6
12.3hu

trim

17

Nominal

bd

24

MHz

MHz

Refer

PSoC

Digitai

Block

Low

Speed

Jitter32k

32 kHz

RMS

Period

Jitter32k

32 kHz

Peak-to-Peak

TXRST

Exturnui

0C24M

24

MHz

Step24M

24

MHz

Trim

Fout48M

48

MHz

24

MHz

Peak-to-Peak

FM

Maximum

TRAMP

Supply

Reset

Oscillator

15

Frequency

Jitter

Pedod

3.3v
See

operation

using

on

3-lb

Figure

SLiMOmode
for

only

AC

to the

SLIMO mode

Digital

Block

Specifica

ns

60

50
46.8

on row

kHz

48.0

IMO

Jitter

of signal

sv

kHz

200

50

Size

frequency

MHz

49.2c

600

trim

factory

utilizing

values

MHz

12.3

row output

or

input

Trimmed

Ps

limo

Ramp

or

values

Its

40

Period

on

MHz

64

10

Duty Cycle
Step

uaing
3-lb

Figure

1400

Jitter

Wdth

Pulse

24.6bd

32

Nominal

Output Frequency

Jitter24Ml

3.3V

24

100

Frequency

Internal

F32K1

operation

beiow

tions

FBLK33

See

MHz

49.2

3.3v

values

for

Trimmed

MHz

12

48

Nominal

24

0.93

Nomina9

or

17 SLiMO mode

page

Fcpu2

sv

for
trim

factory

Fcpul

5.25V

to

parameters

Notes

units

bc

page
Internal

4.75V

Typical

only

factory

Ficos

ranges

respectively

Specifications

Frequency

Oacillator

for the

speoifications
or

Description
Internal

F1M024

Specifications

Characteristics

Chip-Level

85C

apply

Electrical

Electrical

AC

3.4.1

Sheet

us

475VcVddc5.V
Acoracy
3.OVc
See

Table

the

3-15

derived

Vdd

from

3.6V

individiat

2.7v

Pin

Interral

See ppUcation
user

AC

nodule

Cedllstor
Note

data

atiaatslbr

Chip-Level

apxopiste

ttim for

PSOC

on naudntm

inhrnetion

Vdd

rsr9e

McrontroIlerTtitrs
freqLtardes

Mm

Description
Main

Internal

for

D.i

Cpetstion

\bltage-Rar9e

for infornation

onthmrir

3.3V

operation

at

using

for

factory

nodtes

for user

specifications

Symbol
FiMOI2

with

N112kljLirg

Oscillator

MHz

for 12

Frequency

Max

Typ

11.5

12.7

12

Notes

Units

b.c

MHz

Trimmed
trim

for

values

2.7v
See

operation
3-lb

Figaro

on page

17

SLIMO mode
Main

Internal

FiMos

Oscillator

MHz

for

Frequency

5.75

6.35

b.c

MHz

Trimmed
trim

for

values

2.7v
See

operation
Figaro

using
3-lb

factory

on page

17

SLIMO mode
CPU

Fcpui
F5LK27

Frequency

PSoC

Digitai

2.7v

Block

0.093

Nominal

Frequency

2.7v

12.5

MHz

MHz

3.15
12

Nominal

bc

24

MHz

Refer
tions

Internal

Low

Speed

Jtter32k

32 kHz

RMS

Period

Jitter32k

32 kHz

Peak-to-Peak

TXRST

Externai

F32K1

Reset

Fuzz

Masimum

TRAMP

Supply

Frequency

Jitter

Period

Pulse

96

Digital

Block

Specfica

below

ns

10

signal

SLIMO mode

kHz

200

for

AC

1400

Jitter

Wdth
of

frequency

Ramp

32
150

Oscillator

oniy

to the

on row

input

or

us

row output

MHz

12.3

lime

us

24VVdd3.0V
Acoracy

derived

See Pppliodbn

March

HIGHLY

29

from
Note

Interral

M12l2

rMn

Cedllator

Pdjuirg

with

PSoC

ttimtr

Thm

Document

2006

CONFIDENTIAL

apqniate

FVkTownlroller

ATTORNEYS

for

Vckl

mrue

Dm1

No

\bltage-Rat-ge

38-1

2025

Cpemtion

for

infcrrration

on rradrrumfrequeroy

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

for user

rrodules

24

APCY00009780
APELOO1 0845

CY8C21x34

Final

Data

Sheet

Electrical

Specifications

Jitter24Ml

_______________

Figure

3-3 24

MHz

Period

Jitter

IMO

Timing

Diagram

Jitter32k

________
F32K1

II
___________________

Figure

3-4 32

March

29

HIGHLY

kHz

Period

Jitter

ILO

Timing

Document

2006

CONFIDENTIAL

Diagram

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

25

APCY00009781
APELOO1 0846

CY8C21x34

Final

3.4.2

AC

The

following

and

-40C
5V

apply

to

Table

3-16

Data

3.OV

2.7V

or

to

at

and

and

Specifications
and

4O0C

are

for

TA

design

TRiseF

Rise

TFaIIF

Fall

TRiseS

Rise

TFaIIS

85C

Fall

Normal

Time
Time

guidance

2.7V

TRiseF

Rise

TFaIIF

Fall

TRiseS

Rise

TFaIIS

Fall

Slow
Slow

Mode

Strong
Strong

AC GPIO

Mode

Cload
Cload

Mode

Strong

29

and

and

voltage

-40C

TA

temperature

85C

ranges

respectively

4.75V

Typical

to

5.25V

parameters

only

Normal

Time

Normal
Slow

Time
Time

Slow

Notes

Units

MHz

Normal

18

ns

Vdd

4.5

to

5.25V

10%

18

ns

Vdd

4.5

to

5.25V

10% -90%

Cload
Cload

27

ns

Vdd

to

5.25V

10%

90%

22

50 pF
50 pF

ns

Vdd

to

5.25V

10%

90%

Strong

Mode
90%

Specifications
Mm

Max

Typ

Strong
Strong

Strong
Strong

Notes

Units

MHz

Normal

50

ns

Vdd

2.4

to

3.OV

10%

90%

50

ns

Vdd

2.4

to

3.OV

10%

90%

Frequency

Operating

Time

Max

Typ

50 pF

Mode
Mode
Mode

Mode

Cload
Cload
Cload

Cload

50 pF
50 pF

Strong

Mode

18

50 pF

40

120

ns

Vdd

2.410

3.OV

10%

90%

18

50 pF

TRiseF

March

3.OV

50 pF

40

120

ns

Vdd

2.4

3.OV

10%

90%

to

TFaIIF

TRiseS

3-5

to

Mm

Description

Figure

2.4V

12

Mode

Strong

Normal

Time
Time

GPIO

FGpio

for the

specifications
or

Frequency

Operating

$ymbol

HIGHLY

minimum

Description

GPIO

3-17

Specifications

5V and 3.3V AC GPIO Specifications

Symbol
FGpiO

Table

3.6V

25C

10

maximum

guaranteed

list

85C

3.3V

Electrical

General Purpose

tables

IA

Sheet

TFaIIS

GPIO Timing

Diagram

Document

2006

CONFIDENTIAL

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

26

APCY00009782
APELOO1 0847

CY8C21x34

Final

3.4.3

AC

The

following

and

Table

table

lists

85C

5V

to

Sheet

3-18

maximum

3.6V

to

25C

at

Operational

and

and

400C

and
are

for

minimum

85C

TA
design

guidance

2.4V

to

3.OV

and

voltage

-40C

and

temperature

85C

TA

Mm

AC

3.4.4
The

following

and

-40C
to

Table

3-19

Response

Analog Mux

table

IA

5V

apply

Time

lists

85C

3.3V

2.7V

or

Max

Typ

25C

at

and

-40C

are

for

TA

minimum

85C

design

guidance

The

following

and

5V

to

Table

3-20

tables

Block

3.OV

2.7V

or

at

25C

5V and 3.3V AC

Block

Maximum

Functions

and

and

-40C

are

Block

for

TA

design

Block

minimum

85C

4V

Vcc

and

Frequency

Pulse

2.4V

to

temperature

85C

TA

4.75V

ranges

respectively

Typical

to

5.25V

parameters

Notes

Units

MHz

for the

3.OV

and

Max

Typ

Maximum

Frequency

Enabie

Enable

Units

4.75V

Typical

to

5.25V

parameters

Notes

MHz

4.75V

MHz

3.OV

49.2

MHz

24.6

Vdd
Vdd

25V
4.75V

MHz

4.75V

Vdd

25V

4.75V

Vdd

25V

ns

50
No

ranges

respectively

ns

Capture

Width

Frequency

temperature

85C

24.6

Capture

Maximum

TA

49.2

50

or Without

and

voltage

-40C

only

4.75V

Wth

and

voltage

-40C

Max

Typ

specifications
or

Mm

Clocking

No

DV

only

guidance

VVidth

Frequency

Kiil

3.OV

4.75V

Frequency

Enabie

ns

Specifications

Frequency

Maximum

49.2

input

MHz

24.6

Input

MHz

Width

Puise

Restart

Asynchronous

Restart

Synchronous

Mode

20

ns

50

Mode

Mode

Disable

ns

50

Maximum

Input

Clock

Maximum

Input

Maximum

Input

ns

Frequency

Maximum

CRCPRS

and

Digital

Maximum

Band

maximum

Clocking

Pulse

Capture

Counter

to

Mm

Description

Maximum

Timer

3.OV

Specifications

3.6V

to

Function
All

5.25V

Specifications

guaranteed

list

85C
3.3V

Vdd

3.17

Digital

-40C

apply

2.4V

Rate

AC

ns

for the

specifications
or

Description

3.4.5

Dead

and

and

AC Analog Mux Bus

Switch

to

parameters

Notes

Units

100

Overdrive

maximum

3.6V

to

Symbol

Fsw

Typical

Bus Specifications

guaranteed
3.0V

50

mV

200

Comparator

4.75V

ranges

respectively

only

Description

Mode

for the

specifications
or

Amplifier Specifications

Symbol
TccMp

Specifications

Amplifier Specifications

guaranteed
3.0V

2.7V

or

3.3V

AC

Electrical

Operational

-40C

apply

Data

49.2

MHz

4.75V

Vdd

5.25V

Frequency

49.2

MHz

4.75V

Vdd

5.25V

Clock

Frequency

24.6

MHz

Clock

Frequency

8.2

MHz

PRS Mode
CRCPRS

CRC Mode
SPIM

Maximum

data

rate

at 4.1

MHz

due

to

over

clocking

Maximum

SPIS

Wdth

March

HIGHLY

29

of

Input

SS_

Clock

Negated

4.1

Frequency
Between

Transmissions

Document

2006

CONFIDENTIAL

ATTORNEYS

50

No

MHz
ns

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

27

APCY00009783
APELOO1 0848

CY8C21x34

Table

Data

Final

Sheet

Electrical

5V and 3.3V AC

Transmitter

Digital

Maximum

3-20

Freqeency

Clock

Inpat

Block

Specifications

Specifications

continued
24.6

MHz

Maximam

a08

date

rete

at

data

rate

at 6.15

M-lz

due

to

8x

over

Fv1-

due

to

8x

over

M-lz

due

to

8x

over

Fvl-lz

due

to

8x

over

doclthg

Meximum

with

Freqeency

Vdd

4.75V

49.2

MHz

Maximam
doclthg

Maximum

Receiver

Clock

Inpat

Bits

Stop

Clock

Inpat

Maximum

Clock

Inpat

24.6

Freqeency

with

Freqeency

Vdd

4.75V

49.2

MHz

Maximam

data

rete

at

MHz

docNng
Maximem

a08

date

rate

at 6.15

Bits

Stop

doclthg
Si na

Table

n-inilmm

3-21

inpti

AC

2.7V

icth

pulae

Block

Digital

Function

on

the

inpU

aynchrorizera

running

Block

at

12

MHz 84na

Mm

pertoc

Max

Typ

12.7

Fruqauacy

Clockiug

norrimi

Specifications

Description

Maximum

All

teaed

is

Notes

Units

MHz

2.4V

Vdd

3.OV

Fanctions

Timer

Coaater

Enable

With

Frequency

Palse

boa

Width

Palse

Captare

Maximum

or Withoat

100

Width

Maximum

Band

Frequency

No

Maximum
Dead

Frequency

Enable

Kill

Enable

MHz
as

12.7

Inpat

MHz

12.7

laput

MHz

Width

Paine

Mode

Restart

Asyachronoaa

20

Mode

Disable

as

100

Mode

Restart

Syachroaoas

as

IOU

Maximum

lapel

Clock

Maximum

lapel

Maximum

lapel

as

Frequency

Maximum

CRCPRS

as
12.7

Captars

12.7

MHz

Fraqasacy

12.7

MHz

Clock

Fraqasacy

12.7

MHz

Clock

Fraqasacy

635

MHz

PRS Mode
CRCPRS

CRC Mode
SPIM

Maximam

data

rate

at

data

rate

at

data

rate

at

MHz

das

to

over

1.59

MHz

dae

to

over

1.59

MHz

dae

to

over

3.17

clocking

Maximum

SF15

Width
Transmitter

of

lapel

SS_

Maximum

Clock

lapat

Clock

4.1

Freqaeacy
Between

Negated

Transmissions

100

MHz
as

12.7

Freqaeaoy

MHz

Maximam
clocking

Maximum

Receiver

lapat

Clock

12.7

Freqaeaoy

MHz

Maximam
clocking

103 ns

March

HIGHLY

29

rrinirrum

inpi pdae

sidth

is

ted

on

the

wnchronizera runnir

Document

2006

CONFIDENTIAL

mph

ATTORNEYS

No

at

12

38-1

MF- 84

2025

ns

rtninal

pehod

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

28

APCY00009784
APELOO1 0849

CY8C21x34

Final

3.4.6

AC

The

following

and

-40C

and

are

Table

for

3-22

Data

Sheet

design

3.OV

or

guidance

to

3.6V

and

and

-40C

minimum
IA

Mm

Description

Low

Period

3-23

Up

3.3V

AC

External

CPU

with

5V 3.3V

CPU

with

Clock

Clock

is

Specifications
Mm

divide

Max

Typ

0.093

by

12.3

Units

MHz

Notes

Maximum CPU frequency
With
the CPU
clock
divider

Clock

divide

by

or

greater

0.186

24.6

MHz

If

must
duty

the

to

cycle

Power

Table

3-24

Up

2.7V

CPU

with

Period

Period

CPU

with

IMO

AC

to

divide

divide

External

41

CPU

with

.7

Clock

Clock

CPU

Clock

divide

Max

Typ

IVIin

093

by

3.08

Power

March

HIGHLY

29

Up

CPU

with

with

IMO

CPU
to

Clock

Clock

divide

divide

divide

by

or

greater

635

186

160

by

frequency

case

that

the

clock

is

the
fifty

greater

must

divider

be

CPU

set

clock

percent

duty

met

is

MHz

If

CPU

the

must
duty

the

clock

adhere

of the

to

2.7V

at

the

maximum

In

ensure

requirement

external

CPU

the

or greater
will

MHz

set

divider
to the

external

frequency

requirements

cycle

frequency

MHz

is

frequency

this
that
is

clock

is

clock

case

the

greater

drider must

the

fifty

CPU
percent

be

set

clock
duty

met

ns

ns

150

Switch

Document

ATTORNEYS

5300

160

by

2006

CONFIDENTIAL

external

Notes

cycle
Period

this

ensure

Maximum CPU

divider

Period

clock

In

greater

external

CPU

the

Units

MHz

to

Low

3.3V

at

the

Specifications

than

High

MHz
to

is

and
with

of the

MHz

requirement

clock

Frequency

set

requirements

cycle

will

12

is

maximum

the

ns

With

F0SCEXT

to

ns

150

Description
Frequency

5300

41.7

by

by

Switch

ymboI
F0SCEXT

Clock

Clock

adhere

frequency
12
or

divider

Low

25C

at

ns

than

High

5.25V

to

2.7V

ns

and
Frequency

or

Notes

clock

FoscExT

4.75V

ranges

to

apply

Units

5300

Description
Frequency

temperature

MHz

50

Switch

Symbol
FoscExT

Max

20.6

to

and

parameters

24.6

20.6

IMO

voltage

Typical

Typ

093

Period

Power

respectively

Specifications

Frequency
High

for the

specifications

85C

only

5V AC External Clock

Symbol
FOSCEXT

Table

maximum

guaranteed

list

85C

Specifications

Clock Specifications

External

tables

TA

Electrical

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

29

APCY00009785
APELOO1 0850

CY8C21x34

Final

3.4.7

AC

The

following

and

-40C

and

are

Table

Sheet

table

lists

85C

design

3.OV

or

guidance

Symbol

to

maximum
3.6V

and

and

-40C

minimum
IA

Rise

Time

TFSCLK

Fall

TssCLK

Data

THScLK

Data

FscLK

Frequency

lime
Set

of

temperature

ranges

to

5V 3.3V

apply

Max

Typ

Miii

2.7V

to
at

5.25V

25C

Falling
Falling

Edge
Edge

of

of

SCLK

ns

40

ns

40

SCLK

Notes

Units
ns

ns

SCLK

MHz

TESE5

Flash

Erase

Time

TWRITE

Flash

Block

Write

TDSCLK

Data

Out

Delay

from

Falling

Edge

of

SCLK

45

ns

3.6

Vdd

TDScLK3

Data

Out

Delay

from

Falling

Edge

of

SCLK

50

ns

3.0

Vdd

3.6

TDSCLK2

Data

Out

Delay

from

Falling

Edge

of

SCLK

70

ns

2.4

Vdd

3.0

March

HIGHLY

4.75V
or

Specifications

20
to

and

parameters

20

lime from
of

voltage

Typical

only

SCLK

up Time

Hold

respectively

SCLK

of

for the

specifications

85C

Description

TRSCLK

Specifications

Specifications

guaranteed

AC Programming

3-25

Electrical

Programming

TA

for

Data

29

lock
lime

ms

30

Document

2006

CONFIDENTIAL

ms

15

ATTORNEYS

No

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

30

APCY00009786
APELOO1 0851

CY8C21x34

Final

Data

3.4.8

AC

12C

The

following

and

-40C

tables

to

Table

3V

3-26

AC

3.OV

7V

to

3.6V

25C

at

Characteristics

SCL

Clock
Time

repeated

and

are

of the

for

85C

TA
design

SDA

12C

minimum

and

400C

and

guidance

and

SCL

the

period

2.4V

TLOWI2C

LOW

THIGHI2C

HIGH

TSUSTAI2C

Set-up

THDDATI2C

Data

Hold

TSUDATI2C

Data

Set-up

Tsus1012c

Set-up

TBUFI2C

Bus

TspI2c

Pulse

Period

Time

for

After

this

3.OV

4.75V

ranges

respectively

Typical

to

5.25V

parameters

only

Pins

Vdd

for

3.OV

400

kHz

0.6

is

4.7

1.3

is

4.0

START

Condition

0.6

is

4.7

is
is

Time
for

Free Time
Width

temperature

85C

TA

1me

Time

Specifications

generated

Clock

Repeated

and

voltage

-40C

and

4.0

Clock

SCL

of the

Condition

is

pulse

SCL

of the

Period

to

100

START

clock

first

for the

specifications
or

Frequency

Hold

FsCLI2C

THDSTAI2C

maximum

guaranteed

list

or

Electrical

Specifications

85C

5V

apply

Sheet

250

STOP

of

STOP

are

spikes

4.0

and

suppressed

START
by

Condition

the

input

0.6

4.7

Condition

Between

boa

1.3

ns

is

50

fil-

ns

ter

Fa-Mxle
the
bt

Table

if

to the

3-27

12C-bus

SDA

line

2.7V

does

trn

AC

Eed

can be

device

devi

the

not

stretdi the

10

tSUEA1-

arrd-bde

in

LOWpehod

of the

ns

Characteristics

of the

12C

I2C-bussysten
such
9gnal

SCL

If

to the

accordirQ

x1

SDA and SCL

Symbol
Frequency

Hold

THDSTAI2C

Clock
Time

repeated

period

the

TLOWI2C

LOW

THIGHI2C

HIGH

TSUSTAI2C

Set-up

THDDATI2C

Data

Hold

TsuDATI2c

Data

Set-up

TSUSTQI2C

Set-up

TBUFI2C

Bus

TspI2c

Pulse

Period

of the

Period

Time

START

SCL

for

Condition

is

pulse

the

2E0 ns

After

this

before

12C-busspedflcation

Fast Mode

not

Mode

Fast

Width

is

ni.ist

will

autorrtically

output

the

next

be
data

released

Max

Mm

Max

Notes

Units

kHz
ts

is

4.0

START

Condition

is

4.7

is

is

for

of

This
it

Supported

4.7

Time

Free Time

be net

SCL gnal
the
SCL

ode

1me

Time

then

line

4.0

Clock

Repeated

niist
of the

LOlVpenod

generated

Clock

SCL

of the

stretdi

100

clock

first

does

Pins

Miii

Description

SCL

tsjpaT

requirerrent

Standard-lVbde

Standa

FSCLI2C

the

device

250

STOP

Condition

Between
spikes

are

STOP

ns

4.0

and

suppressed

START
by

the

Condition

input

is

4.7

is
ns

fil-

ter

SDA

SCL

Figure 3-6

March

HIGHLY

29

Definition

Timing

Document

2006

CONFIDENTIAL

for

ATTORNEYS

No

for

38-1

Fast/Standard

2025

Mode

on

the

12C

Bus

Rev

31

EYES ONLY

CONFIDENTIAL

APCY00009787

ATTORNEYS

EYES ONLY

APE

LOOl 0852

Packaging Information

CYPRESS
FORM

PER

This

chapter

illustrates

the

packaging

specifications

for the

CY8C21x34

PSoC device

along

with

thermal impedances

the

for

each

package
Important

Note

emulation

the

Emulation

tools

tools

dimensions

may

require

refer to

the

larger

area on

document

the

PSoC

titled

target

PCE

Emulator

than

the

chips

footprint

Pod Dimensions

For

detailed

of

description

at

httpllvMwcypress.com/supporttlink.cfmmrpoddim

Packaging

4.1

Dimensions

RRRRRRRR/

/rPLNIID
DIMENSIONS

IN

INCHESEMMI

MI
MAX

REFERENCE
PACKAGE

515DE3.BO

MSD12

JEDEC
WEIGHT

O.159h5

M57E2.97

D23D54E
U244LE191

PART

HHHHHHHH___

S16J5

STANDARD

SZtG15

LEAD

FREE

PKG
PKG

tS

SEATIND

45
PLANE

__________

Q.1135
51-5064

Figure 4-1

March

HIGHLY

29

Document

2006

CONFIDENTIAL

16-Lead

ATTORNEYS

No

38-1

150-Mu SOIC

2025

Rev

32

EYES ONLY

CONFIDENTIAL

93

APCY00009788

ATTORNEYS

EYES ONLY

APE

LOOl 0853

CY8C21x34

Final

Data

Sheet

Packaging

114H

414

DIN

/010

IN

111

Information

ID

111/il
114

750
Nj-U

DINNNNILNL

IN

MILLING

LEN

PIN
MAN

LHHJHHH
DENTING

PLANE

NANfli9E
io
PEAT

OPEN

758

51-85077

Figure 4-2

20-Lead

SSOP

210-MIL

L4

1J4
//

DO

PO\

ii

iI

Jo
440

OINPNNN8NN

EN

NO

INPTrPO

PEN

NAP

HHHLHHHHHHHHJ
0001
1040

008

Figure

March

HIGHLY

29

Document

2006

CONFIDENTIAL

4-3 28-Lead

ATTORNEYS

No

38-1

210-Mu SSOP

2025

Rev

33

EYES ONLY

CONFIDENTIAL

APCY00009789

ATTORNEYS

EYES ONLY

APE

LOOl 0854

CY8C21x34

Final

Data

Sheet

DIMENSIONS

olu.uol

mm

IN

MIN

wxR

ci

MAX

0.93

MAN

0.05

MAN

5.80

025

0.50

Information

Packaging

REF

UI

.18

SEATIN0
PLANE

TOP

VEW

SIDE

br

11-PAD

MO220
Wght 0054

JEDEC
Package

Figure

TC

this

4-4 32-Lead

product

BOTTOM

is

3.53

mm

3.53mm

1-0.11

VEW

mm
51-85

188

5A

grams

5x5

VICE

VIEW

VIEW

mm 0.93 MAX

QFN

UTT3\

Ala

dEW

//

-J

CLV

-5

75EV

LASE

-IsiCH

rscE

smrs

./E\-LI3.F

AIT

1AcLKCE
\C

o-v

Vs

PFVA-E

ETsL

WEKkIT

O.J54

Orst-s

CCII
LEsLI

C-PAD

FTIC

for

this

product

is

3.53

mm

3.53mm

1-0.11

mm

LC5TA\I.c
LC.IIi

001-06392

FFREE
Figure

March

HIGHLY

29

Document

2006

CONFIDENTIAL

4-5 32-Lead

ATTORNEYS

No

5x5

38-1

mm 0.60 MAX

2025

QFN

Rev

34

EYES ONLY

CONFIDENTIAL

APCY0000979O

ATTORNEYS

EYES ONLY

APE

LOOl 0855

CY8C21x34

Final

Data

For

Sheet

Important

Note

http.I/vvvvw

amkor com/products/notes_papers/M

information

Information

Packaging

on

the

preferred

dimensions

LFAppNote

for

mounting

QFN

packages

see

the

following

Note

Application

at

pdf

RRLRLRRRRRRRRRllllRRLMMM

nbc
0.292

BINENSIEINS

09

JN

INEHES

fjjfi

56

SIATINO

FLAN

0U0E

0010

FLNl
0.040

51-85062

Figure

March

HIGHLY

29

Document

2006

CONFIDENTIAL

4-6 56-Lead

ATTORNEYS

No

38-1

300-Mil SSOP

2025

Rev

35

EYES ONLY

CONFIDENTIAL

APCY0000979

ATTORNEYS

EYES ONLY

APE

LOOl 0856

CY8C21x34

Data

Final

Sheet

Packaging

Thermal Impedances

4.2
Table

4-1

Thermal

Impedances

Package

per

Package

9JA

Typical

16301C

117C/W

28

QFN
QFN

32
32

achieve

To

PCB

ground

41

95

CIW

C/W

39

mm

0.60

MAX

27

CIW

15

5x5

mm

0.93

MAX

22

C/W

12

the

8JA
thermal

impedance

QFN

for the

specified

the

package

center

thermal

pad

should

be

is

Following

4-2

minimum

the

Solder

Reflow

solder

reflow

peak

temperature

to

achieve

good

solderability

Peak Temperature
Minimum

Package

Peak

Maximum

Temperature

Peak

Temperature

16 SOIC

240C

260C

20

SSOP

240C

260C

28

SSOP

240C

260C

QEN

240C

260C

32

March

HIGHLY

temperatures

Sn-Pb

to the

Reflow Peak Temperature

Solder

Hjgher

soldered

plane

4.3

Table

55C/W

5x5

Powerx

TA

Ij

SSOP

Oj

Typical

izcivv

20330P

with

Information

or

29

may

2451-5C

be

with

required

Sn-Ag-Cu

based
paste

on

the

solder

Refer

to the

solder

point

ATTORNEYS

Typical

manufacturer

Document

2006

CONFIDENTIAL

melting

No

temperatures

for solder

are

2201-5C

specifications

38-1

2025

Rev

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

36

APCY00009792
APELOO1 0857

Ordering Information

CYPRESS
PERFORM

PSoC

CY8C21x34

Key Features

Device

and Ordering

Information

LW

flU
16

Pin

16

Pin

Tspe

150-Mu

SOIC

150-Mu

SOIC

and

CY8C21234-24SX1

210-Mil

Pin

28

Pin

Tape
32

Pin

32

Pin

Tape
32

Pin

32

Pin

Tape
32

Pin

32

Pin

Tape
56

Pin

to

85CC

12

12a

No

8K

512

Yes

-40t

to

85CC

12

12a

No

8K

512

No

-40t

to

85CC

16

16a

Yes

8K

512

No

-40t

to

85CC

16

16

Yes

CY8C21534-24PVXI

8K

512

No

-40t

to

85CC

24

24a

Yes

CY8C21534-24PVXIT

8K

512

No

-4013

to

8513

24

24a

Yes

Reel

210-Mil

SSOP

210-Mil

SSOP

and

-4QC

CY8C21334-24PVXIT

210-Mil SSOP

Pin

Yes

CY8C21334-24PVXI

SSOP

Pin

28

512

CY8C21234-243X1T

20

and

8K

Reel

20

Tape

Reel

5x5 mm

0.93

MAX QFN

CY8C21434-24LFXI

8K

512

No

-4013

to

8513

28

28a

Yes

5x5 mm

0.93

MAX QFN

CY8C21434-24LFXIT

8K

512

No

-4013

to

8513

28

28e

Yes

and

Reel

5x5 mm

0.60

MAX QFN

CY8C21434-24LKXI

6K

512

No

-4013

to

8513

26

28a

Yes

5x5 mm

0.06

MAX QFN

CY8C21434-24LKXIT

8K

512

No

-4013

to

8513

28

28a

Yes

8513

26

26a

Yes

and

Reel

5x5 mm

0.93

MAX OFN

CY8C21634-24LFXI

8K

512

Yes

-4013

SxS mm

0.93

MAX QFN

CY6C21634-24LFXIT

6K

512

Yes

-4013

to

8513

26

26a

Yes

CY8C21001-24PVXI

8K

512

Yes

-4013

to

8513

26

26a

Yes

and

10 Ars

Lgital

als

Refertothe32-Fin

5.1

conred

Part

21

to the

conmn

RnoEton11

Code

Ordering

CY

arslog

for

rnoc

indllferenrss

Definitions

xxx-24xx
Package

PDIP
SOlO

Pb-Free

SSOP

AX

Part

Pb-Free

Code

Code

Company

ID

Document

ATTORNEYS

CMOS

Code

Marketing

CONFIDENTIAL

Extended

Pb-Free

MHz

Technology

HIGHLY

Industrial

Pb-Free

QFN

TQFP
24

Commercial

Number

Family

2006

Rating

Pb-Pree

LFX/LKX

Speed

Thermal

Type

PX
SX
PVX

29

to

Reel

OCO SSOP
Al

March

FUll

CY

No

Cypress

MicroSystems

Cypress

38-1

2025

Rev

37

EYES ONLY

CONFIDENTIAL

APCY00009793

ATTORNEYS

EYES ONLY

APE

LOOl 0858

Sales and Service Information

CYPRESS
PERFORM

Cypress Semiconductor
198

Champion Court

San Jose CA 95134
408

Web

943.2600

Company

Sites

Information

http//www.cypress.com

Sales
Technical

Revision

6.1

Title

CY8C21

Document

Number

38-1

ECN

http//www.cypress.com/aboutus/sales_locations.cfm
http//www.cypress.com/support/login.cfm

History

Document

Revision

Support

234

CY8C21

334

CY8C21434 CY8C21534

and CY8C21634

P5cC

Mixed-Signal

Final

Array

Data

the

Sheet

24-pin

2025
Originof

II

Issue

Date

of

Description

Change

Change
227340
235992

5119/2004

See

ECN

HMT

New

the

Revised

See

ECN

277832

See

ECN

HMT

pin

diagram

on

sheet

all

from

TV

DC GPIO spec

See

ECN

HMT

Update

ECN

HMT

DC

329104

See

ECN

HMT

Re-add

Chip-Level

ISSP

Specifications

ECN

Impedance

Add new

HMT

color

Transmitter

390152

See

ECN

HMT

Clarify

413404

See

ECN

HMT

Update

430185

See

ECN

HMT

Add

and

new

AC

32-pin

5x5

March

HIGHLY

29

2006

CONFIDENTIAL

Update

copyright

and

outs

pin

Final

Portal

ADC

feature

Electrical

Update

Replace

for

MLF packages

mcunting

to

Update

Specifications
16-pin

rev

Update

300-MIL SCIC

CV

branding

with

and

50-MIL

correct

OFN

convention

QFN package and diagram CY8C2I 434-24LKXI Update
SSOP on-chip debug non-production
part CY8C21 001-

thickness
56-pin

and recommended

Storage

Temperature

per

2025

industrial

Rev

specs

Update

trademarks

None

Cypress Semiconductor

ATTORNEYS

typical

Electrical

and

CY8C21634

applicable

MLF E-PAD dimensions Add ThetaJC
number
Add CY logo Update
CV copyright

dimensions

info

534

architecture

to

Add 32

crder

Block

CY8C21

to

block

part
to

CY.com

Clarify

preferred

to

Digital

MLF
Mux

specs

new

package

dimensions

mm 0.60

table

part

pinout

table
to

names

register

Temp

20-pin

URL

links

434

SMP

Added

Input

and

to

CY8C21

from

32-pin

Analog

diagrams

Update

TMP

connection

data Add

resistance

Posting

pad

QFN E-Pad

24PVXI

External/Public

Fix

Add

thermal

Distribution

table

revisions
part

pin

another

Peak Temp

Reflow

Peak

Reflow

logo

thermal

32-pin

Fix

Receiver

and

MLF

notation

Update

Thermal

See

Add

Vss

to

pin

Added

Update

changes

SSOP

28-pin

SMP

SFV memo Add

table

Specification

pinout

from

Specifications

Characteristics

See

352736

SSCP

standards

PSoC

301739

Changed

part

Update

285293

along wth
Spec chapters
Added
SSOP 28-pin

tables

the 28-pin
Electrical

Update

deta

Verify

include

to

title

Changed

SFV

Revision

Electrical

mapping

register

Changed
248572

and

Overview

Updated

SFV

document

and

silicon

Corp

2004-2006

Document

No

38-1

EYES ONLY

CONFIDENTIAL

-ATTORNEYS EYES ONLY

38

APCY00009794
APELOO1 0859

CY8C21x34

6.2

Data

Final

Sheet

Sales

and

Service

Information

and Code Protection

Copyrights

Copyrights

isa

Cypress Semiconductor
tFademark
registered

The

information

embodied
ucts

foF

contained

as

herein

Cypress Semieondactor
Cypress Semiconductor
against
siou

trol

or safety

Code

of the

most

code

dector

secere

protection

manafacterer

of

featares
can

in

the

its

following

meet
kind

Any

of

guarantee

the

on

the

HIGHLY

29

it

systems where

details

of

the

Flash

malfanetion

market

secarity
with

of

today

or feilaFe

the

Code

eastomer

who

the

code

improving

theiF
of

feats

ha

is

concerned

protection

eyed

about

featares

No

38-1

of the

respective

to resalt

essames
to

all

be used

Fisk

for

in

of

saeh

medical

ass and

in

life-support

PSoC

coFpoFations
other

than

circaitry

authorize

injary to the

significant

PSoC

There
and

mean
the

Cypress Semicondector

so

doing

its

The

user

prod
inclu

indemnifies

con

crdical

life-saving

may be methods
possibly

that

integrity

of our

2025

we

are

illegal

enknown

Neither

gaaranteeing

of their

code

devices
believes

Code

that

its

PSoC

family

of prodacts

Semicondector
CypFess
nor
Cypress Semicondector
any

the

to

proteetiou

that

is

can

other

one

bFeach

samicon

as enbreakable

prodect
is

constantly

evolviug

We

at

Cypress

prodacts

Rev

EYES ONLY

CONFIDENTIAL

trademarks and

are

EepressT

properly

for the
ass of any circaitry
does not
Cypress Semicondactor

Fights

he expected

intended

nor

are

responsibility

manafaetarer

sheets

data

not

no
other

reasonably

the

dishonest

does

or

on Cypress Semieondactor

res

are

they

protection

Document

ATTORNEYS

how

herein

Ssmieondactor

CypFess

particalar

woeld

knowledge

code

assames
patent

warFanted

not

are
with

may

thet

implies

protection
in

regardless

to oar
their

code

contained

specifications

2006

CONFIDENTIAL

Cypress Semicondactor
under
any license

PSoC

end

Programmable
System-on-Chip1
trademarks referenced

registered

or imply

life-sapport

these methods
the

is
Cypress Semiconductor
willing to work
Semicondector
are
committed to continuossly

March

DesignerT5
trademarks or

otheF

All

systems application
charges
Cypress Semiconductor
prodacts
to an express wdften
parsaant
agreement

prodacts

families

CoFp

without
notice
change
Nor does
convey

life-sapport

prodacts

Note

Profecfion

Cypress Semiconductor

prodect

PSoC

reserved

Fights

all

anless

applications

to

sabject

in

of

Flash

the

is

components

critical

All

Cypress Semicondactor

Cypress Semiconductor

in

asc

2004-2006

Corp
of

-ATTORNEYS EYES ONLY

39

APCY00009795
APELOO1 0860